New D-Flip-Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level | IEEE Journals & Magazine | IEEE Xplore