A Methodology to Emulate Single Event Upsets in Flip-Flops Using FPGAs through Partial Reconfiguration and Instrumentation | IEEE Journals & Magazine | IEEE Xplore