An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology | IEEE Conference Publication | IEEE Xplore