Modeling, Simulation and Optimization of 14nm High-K/Metal Gate NMOS with Taguchi Method | IEEE Conference Publication | IEEE Xplore