Björn Andersson
Jinkyu Lee
Abstract
Contention on the memory bus in COTS based multicore systems is becoming a major determining factor of the execution time of a task. Analyzing this extra execution time is non-trivial because (i) bus arbitration protocols in such systems are often undocumented and (ii) the times when the memory bus is requested to be used are not explicitly controlled by the operating system scheduler; they are instead a result of cache misses. We present a method for finding an upper bound on the extra execution time of a task due to contention on the memory bus in COTS based multicore systems. This method makes no assumptions on the bus arbitration protocol (other than assuming that it is work-conserving).
- S. Williams, A. Waterman, and D. Patterson, "Roofline: an insightful visual performance model for multicore architectures," Communications of the ACM, vol. 52, no. 4, pp. 65--76, 2009. Google Scholar
Digital Library
- K. D. Bosschere, W. Luk, X. Martorell, N. Navarro, M. OBoyle, D. Pnevmatikatos, A. Ramirez, P. Sainrat, A. Seznec, P. Stenström, and O. Temam, "Challenge 2.2 in high-performance embedded architecture and compilation roadmap," in Transactions on HiPEAC, 2007, pp. 5--29. Google ScholarDigital Library
- J. Rosén, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," in Proc. of IEEE Real-Time Systems Symposium, 2007, pp. 49--60. Google ScholarDigital Library
- L. Steffens, M. Agarwal, and P. van der Wolf, "Real-time analysis for memory access in media processing SoCs: A practical approach," in Proc. of Euromicro Conference on Real-Time Systems, 2008, pp. 255--265. Google ScholarDigital Library
- T. Lundqvist and P. Stenström, "Timing anomalies in dynamically scheduled microprocessors," in Proc. of IEEE Real-Time Systems Symposium, 1999, pp. 12--21. Google ScholarDigital Library
- G. Laurent, N. Rivierre, and M. Spuri, "Preemptive and nonpreemptive real-time uniprocessor scheduling," Tech. Rep., 1996.Google Scholar
- S. K. Baruah, "A general model for recurring real-time tasks," in Proc. of IEEE Real-Time Systems Symposium, 1998, pp. 114--122. Google ScholarDigital Library
Recommendations
A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems
This paper presents how a multi-core system can benefit from the use of a latency-aware memory bus capable of dual-concurrent data transfers on a single wire line: Source synchronous CDMA interconnect (SSCDMA-I) has been adopted to implement the memory ...
Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus
TRUSTCOM '11: Proceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and CommunicationsThe current industry trend is towards using Commercially available Off-The-Shelf (COTS) based multicores for developing real-time embedded systems, as opposed to the usage of custom-made hardware. In typical implementation of such COTS-based multicores, ...
On-Chip Optical Technology in Future Bus-Based Multicore Designs
This work investigates the integration of CMOS-compatible optical technology to on-chip coherent buses for future CMPs. The analysis results in a hierarchical optoelectrical bus that exploits the advantages of optical technology while abiding by ...
Comments