ABSTRACT
Physical Unclonable Functions (PUFs) based on Ring Oscillators (ROs) are a promising primitive for FPGA security. However, the quality of their implementation depends on several design parameters. In this paper, we show that ring oscillator frequencies strongly depend on surrounding logic. Based on these findings, we propose a strategy for improving the quality of RO PUF designs by placing and comparing ROs in a chain-like structure. We also show that an increased RO runtime and RO disabling has a clear positive effect on the quality of a RO PUF. We implemented a RO PUF key generation system on an FPGA using our design strategy. Our results clearly indicate that our proposed design strategy can significantly improve the quality of a RO PUF implementation.
- C. Bösch, J. Guajardo, A.-R. Sadeghi, J. Shokrollahi, and P. Tuyls. Efficient helper data key extractor on fpgas. In CHES '08: Proceedings of the 10th International Workshop on Cryptographic Hardware and Embedded Systems, pages 181--197, Berlin, Heidelberg, 2008. Springer-Verlag. Google ScholarDigital Library
- B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Silicon physical random functions. In CCS '02: Proceedings of the 9th ACM conference on Computer and communications security, pages 148--160, New York, NY, USA, 2002. ACM. Google ScholarDigital Library
- J. Guajardo, S. S. Kumar, G. J. Schrijen, and P. Tuyls. Fpga intrinsic pufs and their use for ip protection. In P. Paillier and I. Verbauwhede, editors, CHES, volume 4727 of Lecture Notes in Computer Science, pages 63--80. Springer, 2007. Google ScholarDigital Library
- E. Jamro. The design of a vhdl based synthesis tool for bch codecs. Master's thesis, School of Engineering, The University of Huddersfield, Sep 1997.Google Scholar
- T. Kean. Secure configuration of field programmable gate arrays. In FPL '01: Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, pages 142--151, London, UK, 2001. Springer-Verlag. Google ScholarDigital Library
- P. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In M. J. Wiener, editor, CRYPTO, volume 1666 of Lecture Notes in Computer Science, pages 388--397. Springer, 1999. Google ScholarDigital Library
- O. Kömmerling and M. G. Kuhn. Design principles for tamper-resistant smartcard processors. In WOST'99: Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, pages 2--2, Berkeley, CA, USA, 1999. USENIX Association. Google ScholarDigital Library
- H. Krawczyk. Lfsr-based hashing and authentication. In CRYPTO '94: Proceedings of the 14th Annual International Cryptology Conference on Advances in Cryptology, pages 129--139, London, UK, 1994. Springer-Verlag. Google ScholarDigital Library
- S. S. Kumar, J. Guajardo, R. Maes, G. J. Schrijen, and P. Tuyls. Extended abstract: The butterfly puf protecting ip on every fpga. Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on Hardware-Oriented Security and Trust (HOST), pages 67--70, June 2008. Google ScholarDigital Library
- D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas. Extracting secret keys from integrated circuits. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 13(10):1200--1205, December 2005. Google ScholarDigital Library
- R. Maes, P. Tuyls, and I. Verbauwhede. Intrinsic pufs from flip-flops on reconfigurable devices. In 3rd Benelux Workshop on Information and System Security (WISSec 2008), page 17, Eindhoven, NL, 2008.Google Scholar
- A. Maiti, J. Casarona, L. McHale, and P. Schaumont. A large scal characterization of ro-puf. In IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pages 66--71, 2010.Google ScholarCross Ref
- A. Maiti and P. Schaumont. Improving the quality of a physical unclonable function using configurable ring oscillators. In 19th International Conference on Field Programmable Logic and Applications (FPL), 2009. FPL '09., 2009.Google ScholarCross Ref
- S. Morozov, A. Maiti, and P. Schaumont. A comparative analysis of delay based puf implementations on fpga. Cryptology ePrint Archive, Report 2009/629, 2009. http://eprint.iacr.org/.Google Scholar
- J.-B. Note and E. Rannaud. From the bitstream to the netlist. In FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, pages 264--264, New York, NY, USA, 2008. ACM. Google ScholarDigital Library
- J. Saad, A. Baghdadi, and F. Bodereau. Fpga-based radar signal processing for automotive driver assistance system. In RSP '09: Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, pages 196--199, Washington, DC, USA, 2009. IEEE Computer Society. Google ScholarDigital Library
- Y. Su, J. Holleman, and B. P. Otis. A digital 1.6 pj/bit chip identification circuit using process variations. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 43(1):69--77, Jan 2008.Google ScholarCross Ref
- G. E. Suh and S. Devadas. Physical unclonable functions for device authentication and secret key generation. Design Automation Conference, 2007. DAC '07. 44th ACM/IEEE, pages 9--14, 2007. Google ScholarDigital Library
Index Terms
- Improving the quality of ring oscillator PUFs on FPGAs
Recommendations
Semi-invasive EM attack on FPGA RO PUFs and countermeasures
WESS '11: Proceedings of the Workshop on Embedded Systems SecurityIt is often argued that Physical Unclonable Functions (PUFs) are resistant against invasive and semi-invasive attacks since these attacks would damage the underlying PUF structure resulting in a different PUF response. In this paper, we demonstrate ...
A low-phase-noise 900-MHz CMOS ring oscillator with quadrature output
A 900-MHz two-stage CMOS voltage controlled ring oscillator (VCRO) with quadrature output is presented. The circuit is designed in a 0.18-um CMOS technology and operated on a 1.8-V supply voltage. The VCRO have a tuning range of 730 MHz to 1.43 GHz and ...
A 7-GHz multiloop ring oscillator in 0.18-μm CMOS technology
A novel delay stage for ring oscillator utilizing multiloop technique is presented in this paper. Different conventional delay stages for the multiloop ring oscillators have been reviewed and analyzed in this work. By using push-pull inverter as the ...
Comments