Michael Gautschi
ABSTRACT
The OpenRISC processor core, featuring a flat pipeline and a low area footprint has been integrated in a multi-core ultra-low power (ULP) cluster with a shared multi-banked memory to exploit parallelism in the near-threshold regime. The micro-architecture has been optimized to support a shared L1 memory and to achieve a high value of instructions per cycle (IPC) per core. The proposed architecture achieves IPC results in the range of 0.88 and 1 in a set of benchmark applications which is an improvement of up to 83% with respect to the original OpenRISC implementation. Implemented in 28nm FDSOI technology, the proposed design achieves 177 MOPS when supplied at 0.6V near-threshold voltage. The energy efficiency at this workload is 90.07 MOPS/mW which is an improvement of 50% with respect to what can be achieved with an OpenRISC cluster based on the original micro-architecture.
- A. Dogan et al. 'Low-Power Processor Architecture Exploration for Online Biomedical Signal Analysis'. IET'12, 6(5):279--286.Google Scholar
- A. Rahimi et al. 'A Fully-Synthesizable Single-Cycle Interconnection Network for Shared-L1 Processor Clusters'. In DATE'11, pages 1--6.Google Scholar
- D. Lampret. 'OpenRISC 1200 IP Core Specification'. 2010.Google Scholar
- M. Hanson et al. 'Body Area Sensor Networks: Challenges and Opportunities'. Computer, 42(1):58--65, 2009. Google ScholarDigital Library
- Open Cores. 'http://www.opencores.org'.Google Scholar
- R. Dreslinski et al. 'Near-Threshold Computing: Reclaiming Moore's Law through Energy Efficient Integrated Circuits'. Proceedings of the IEEE, 98(2):253--266, 2010.Google ScholarCross Ref
- D. Seal. 'ARM Architecture Reference Manual'. Pearson Education, 2000. Google ScholarDigital Library
- Y. Janin et al. 'Designing Tightly-Coupled Extension Units for the STxP70 Processor'. In DATE'13, pages 1052--1053. Google ScholarDigital Library
- G.-Z. Yang and M. Yacoub. 'Body Sensor Networks'. 2006.Google Scholar
Index Terms
- Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory
Recommendations
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...
An Improved Pipelined Processor Architecture Eliminating Branch and Jump Penalty
ICCEA '10: Proceedings of the 2010 Second International Conference on Computer Engineering and Applications - Volume 01Control dependencies are one of the major limitations to increase the performance of pipelined processors. This paper deals with eliminating penalties in pipelined processor. We present our discussion in the light of MIPS pipelined processor ...
Complementary nano-electromechanical switches for ultra-low power embedded processors
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSIIdle power consumption is becoming an important parameter in portable embedded system design where excessive quiescent power dissipation can lead to excessive heat generation and reliability issues in nanometer-scale CMOS. To address some of these ...
Comments