Benny Akesson
Kees Goossens
ABSTRACT
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAMs, are shared between a multitude of IPs to satisfy these requirements at a low cost per bit. However, SDRAMs have highly variable access times that depend on previous requests. This makes it difficult to accurately and analytically determine latencies and the useful bandwidth at design time, and hence to guarantee that hard real-time requirements are met.
The main contribution of this paper is a memory controller design that provides a guaranteed minimum bandwidth and a maximum latency bound to the IPs. This is accomplished using a novel two-step approach to predictable SDRAM sharing. First, we define memory access groups, corresponding to precomputed sequences of SDRAM commands, with known efficiency and latency. Second, a predictable arbiter is used to schedule these groups dynamically at run-time, such that an allocated bandwidth and a maximum latency bound is guaranteed to the IPs. The approach is general and covers all generations of SDRAM. We present a modular implementation of our memory controller that is efficientlyintegrated into the network interface of a network-on-chip. The area of the implementation is cheap, and scales linearly with the number of IPs. An instance with six ports runs at 200 MHz and requires 0.042mm2 in 0.13μm CMOS technology.
- B. Akesson et al. Real-Time Scheduling of Hybrid Systems using Credit-Controlled Static-Priority Arbitration . Technical report, NXP Semiconductors, 2007. NXP-R-TN 2007/00119.Google Scholar
- A. Burchard et al. A real-time streaming memory controller. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2005. Google ScholarDigital Library
- R. Cruz. A calculus for network delay. I. Network elements in isolation. IEEE Trans. on Info. Theory, 37(1), 1991.Google Scholar
- S. Dutta et al. Viper: A multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers, 2001. Google ScholarDigital Library
- K. Goossens et al. Interconnect and memory organization in SOCs for advanced set-top boxes and TV ? Evolution, analysis, and trends. In Interconnect-Centric Design for Advanced SoC and NoC. Kluwer, 2004.Google Scholar
- K. Goossens et al. The Aethereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5), 2005. Google ScholarDigital Library
- A. Hansson and K. Goossens. Trade-offs in the configuration of a network on chip for multiple use-cases. In The 1st ACM/IEEE International Symposium on Networks-on-Chip, 2007. Google ScholarDigital Library
- A. Hansson et al. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2007. Google ScholarDigital Library
- S. Heithecker and R. Ernst. Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements. In DAC '05: Proceedings of the 42nd annual conference on Design automation, 2005. Google ScholarDigital Library
- JEDEC Solid State Technology Association. DDR2 SDRAM Specification, JESD79-2C edition, May 2006.Google Scholar
- T.-C. Lin et al. Quality-aware memory controller for multimedia platform SoC. In IEEE Workshop on Signal Processing Systems, SIPS 2003, 2003.Google Scholar
- C. Macian et al. Beyond performance: Secure and fair memory management for multiple systems on a chip. In IEEE International Conference on Field-Programmable Technology (FPT), 2003.Google Scholar
- S. Rixner et al. Memory access scheduling. In ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, 2000. Google ScholarDigital Library
- A. Radulescu et al. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. on CAD of Int. Circ. and Syst., 24(1), 2005. Google ScholarDigital Library
- F. Steenhof, et al. Networks on chips for high-end consumer-electronics TV system architectures. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), 2006. Google ScholarDigital Library
- D. Stiliadis and A. Varma. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw., 6(5), 1998. Google ScholarDigital Library
- J.-W. van de Waerdt et al. The TM3270 media-processor. In MICRO 38: Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, 2005. Google ScholarDigital Library
- W.-D. Weber. Efficient Shared DRAM Subsystems for SOCs. Sonics, Inc, 2001. White paper.Google Scholar
- L. Woltjer. Optimal DDR controller. Master's thesis, University of Twente, Jan. 2005.Google Scholar
- H. Zhang. Service disciplines for guaranteed performance service in packet-switching networks. Proceedings of the IEEE, 83(10), 1995.Google ScholarCross Ref
Index Terms
- Predator: a predictable SDRAM memory controller
Recommendations
The bit-reversal SDRAM address mapping
SCOPES '05: Proceedings of the 2005 workshop on Software and compilers for embedded systemsThe performance contributions of SDRAM address mapping techniques in the main memory of an embedded system are studied and examined. While spatial locality existing in the access stream increases SDRAM row hit rate, it also increases row conflicts. ...
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends
CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisDesigning memory controllers for complex real-time and high-performance multi-processor systems-on-chip is challenging, since sufficient capacity and (real-time) performance must be provided in a reliable manner at low cost and with low power ...
Automatic Generation of Efficient Predictable Memory Patterns
RTCSA '11: Proceedings of the 2011 IEEE17th International Conference on Embedded and Real-Time Computing Systems and Applications - Volume 01Verifying firm real-time requirements gets increasingly complex, as the number of applications in embedded systems grows. Predictable systems reduce the complexity by enabling formal verification. However, these systems require predictable software and ...
Comments