Andreas Hansson
Jos Huisken
Skip Abstract Section
Abstract
A growing number of applications, often with firm or soft real-time requirements, are integrated on the same System on Chip, in the form of either hardware or software intellectual property. The applications are started and stopped at run time, creating different use-cases. Resources, such as interconnects and memories, are shared between different applications, both within and between use-cases, to reduce silicon cost and power consumption.
The functional and temporal behaviour of the applications is verified by simulation and formal methods. Traditionally, designers resort to monolithic verification of the system as whole, since the applications interfere in shared resources, and thus affect each other's behaviour. Due to interference between applications, the integration and verification complexity grows exponentially in the number of applications, and the task to verify correct behaviour of concurrent applications is on the system designer rather than the application designers.
In this work, we propose a Composable and Predictable Multi-Processor System on Chip (CoMPSoC) platform template. This scalable hardware and software template removes all interference between applications through resource reservations. We demonstrate how this enables a divide-and-conquer design strategy, where all applications, potentially using different programming models and communication paradigms, are developed and verified independently of one another. Performance is analyzed per application, using state-of-the-art dataflow techniques or simulation, depending on the requirements of the application. These results still apply when the applications are integrated onto the platform, thus separating system-level design and application design.
- Abeni, L. and Buttazzo, G. 2004. Resource reservation in dynamic real-time systems. Real-Time Syst. 27, 2, 123--167. Google Scholar
Digital Library
- Akesson, B., Goossens, K., and Ringhofer, M. 2007. Predator: a predictable SDRAM memory controller. In Proceedings of the International Conference on Hardware/Software Codesign (CODES+ISSS). Google ScholarDigital Library
- ARM Limited 2003. AMBA AXI Protocol Specification. ARM Limited.Google Scholar
- Avionics Application Software Standard Interface 1997. ARINC Specification 653. Avionics Application Software Standard Interface.Google Scholar
- Baghdadi, A., Lyonnard, D., Zergainoh, N., and Jerraya, A. 2001. An efficient architecture model for systematic design of application-specific multiprocessor SoC. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE), 55--63. Google ScholarDigital Library
- Bartic, T., Desmet, D., Mignolet, J.-Y., Marescaux, T., Verkest, D., Vernalde, S., Lauwereins, R., Miller, J., and Robert, F. 2004. Network-on-chip for reconfigurable systems: from high-level design down to implementation. In Proceedings of the International Conference on Feild Programmable Logic Applications (FPL). Springer.Google Scholar
- Bekooij, M., Moreira, O., Poplavko, P., Mesman, B., Pastrnak, M., and van Meerbergen, J. 2004. Predictable embedded multiprocessor system design. Lecture notes in computer science, 77--91.Google Scholar
- Benini, L. 2006. Application specific NoC design. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE). Google ScholarDigital Library
- Brand, van den, J. and Bekooij, M. 2007. Streaming consistency: a model for efficient MPSoC design. In Proceedings of the Euromicm Conference on Digital System Design (DSD). Google ScholarDigital Library
- Bril, R. J., Hentschel, C., Steffens, E. F., Gabrani, M., van Loo, G., and Gelissen, J. H. 2001. Multimedia QoS in consumer terminals. In Proceedings of the IEEE Workshop on Signal Processing Systems, 332--343.Google Scholar
- Buttazo, G. C. 1977. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer Publishers. Google ScholarDigital Library
- Chen, K., Malik, S., and August, D. 2001. Retargetable static timing analysis for embedded software. In Proceedings of the International Conference on Hardware/Software Codesign (CODES+ISSS), 39--44. Google ScholarDigital Library
- Coenen, M., Murali, S., Rădulescu, A., Goossens, K., and De Micheli, G. 2006. A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In Proceedings of the International Conference on Hardware/Software Codesign (CODES+ISSS). Google ScholarDigital Library
- Culler, D. J., Singh, J. P., and Gupta, A. 1999. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers. Google ScholarDigital Library
- Dutta, S. et al. 2001. Viper: a multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design Test Computers. Google ScholarDigital Library
- Genko, N., Atienza, D., Micheli, G. D., Mendias, J., Hermida, R., and Catthoor, F. 2005. A complete network-on-chip emulation framework. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE). Google ScholarDigital Library
- Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P., Gupta, A., and Hennessy, J. 1990. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proceedings of the International Symposium on Computer Architecture. Google ScholarDigital Library
- Goossens, K., Dielissen, J., Gangwal, O. P., González Pestana, S., Rădulescu, A., and Rijpkema, E. 2005. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE). Google ScholarDigital Library
- Goossens, K., Dielissen, J., and Rădulescu, A. 2005. The æthereal network on chip: Concepts, architectures, and implementations. IEEE Design Test Computers. Google ScholarDigital Library
- Graham, R. 1969. Bounds on multiprocessing timing anomalies. SIAM J. Appl. Math. 17, 2.Google ScholarDigital Library
- Hansson, A., Coenen, M., and Goossens, K. 2007a. Channel trees: Reducing latency by sharing time slots in time-multiplexed networks on chip. In Proceedings of the International Conference on Hardware/Software Codesign (CODES+ISSS). Google ScholarDigital Library
- Hansson, A., Coenen, M., and Goossens, K. 2007b. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE). Google ScholarDigital Library
- Hansson, A. and Goossens, K. 2007. Trade-offs in the configuration of a network on chip for multiple use-cases. In Proceedings of the International Symposium on Networks-on-Chips (NOCS). Google ScholarDigital Library
- Hansson, A., Wiggers, M., Moonen, A., Goossens, K., and Bekooij, M. 2008. Applying dataflow analysis to dimension buffers for guaranteed performance in networks on chip. In Proceedings of the International Symposium on Networks-on-Chips (NOCS). Google ScholarDigital Library
- Ivimey-Cook, R. 1999. Legacy of the transputer. In Architectures, Languages and Techniques, B. M. Cook, Ed. IOS Press.Google Scholar
- Jantsch, A. 2006. Models of computation for networks on chip. In Proceedings of the International Conference on Application of Concurrency to System Design (ACSD). Google ScholarDigital Library
- Jerraya, A., Bouchhima, A., and Pétrot, F. 2006. Programming models and HW-SW interfaces abstraction for multi-processor SoC. In Proceedings of the Design Automation Conference (DAC). Google ScholarDigital Library
- Keutzer, K., Malik, S., Newton, A. R., Rabaey, J. M., and Sangiovanni-Vincentelli, A. 2000. System-level design: orthogonalization of concerns and platform-based design. IEEE Trans. Integrat. Circ. Syst. 19, 12.Google ScholarDigital Library
- Kopetz, H. 1997. Real-Time Systems: Design Principles for Distributed Embedded Applications. Kluwer Academic Publishers. Google ScholarDigital Library
- Kopetz, H. and Bauer, G. 2003. The time-triggered architecture. Proc. IEEE 91, 1.Google ScholarCross Ref
- Kopetz, H., Obermaisser, R., Salloum, C. E., and Huber, B. 2007. Automotive software development for a multi-core system-on-a-chip. In Proceedings of the International Workshop on Software Engineering for Automotive Systems (SEAS). Google ScholarDigital Library
- Kumar, A., Hansson, A., Huisken, J., and Corporaal, H. 2007. An FPGA design flow for reconfigurable network-based multi-processor systems on chip. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE). Google ScholarDigital Library
- Leijten, J., van Meerbergen, J., Timmer, A., and Jess, J. 2000. Prophid: a platform-based design method. J. Des. Autom. Embed. Syst. 6, 1, 5--37.Google ScholarDigital Library
- Liang, J., Swaminathan, S., and Tessier, R. 2000. aSOC: A scalable, single-chip communications architecture. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), 37--46. Google ScholarDigital Library
- Martin, G. 2006. Overview of the MPSoC design challenge. In Proceedings of the Design Automation Conference (DAC). Google ScholarDigital Library
- Mercer, C. W., Savage, S., and Tokuda, H. 1994. Processor capacity reserves: Operating system support for multimedia systems. In Proceedings of the IEEE International Conference of Multimedia Computing and Systems. IEEE Computer Society Press, 90--99.Google Scholar
- Moonen, A., Bekooij, M., van den Berg, R., and van Meerbergen, J. 2007. Practical and accurate throughput analysis with the cyclo static data flow model. In Proceedings of the International Symposium on Modeling Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). Google ScholarDigital Library
- Moraes, F., Calazans, N., Mello, A., Möller, L., and Ost, L. 2004. HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integration VLSI J. 38, 1. Google ScholarDigital Library
- Moreira, O., Valente, F., and Bekooij, M. 2007. Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In Proceedings of the International Conference on Embedded Systems (EMSOFT). Google ScholarDigital Library
- Nieuwland, A., Kang, J., Gangwal, O., Sethuraman, R., Busá, N., Goossens, K., Peset Llopis, R., and Lippens, P. 2002. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. Des. Autom. Embed. Syst. 7, 3.Google ScholarDigital Library
- OCP International Partnership 2007. OCP Specification 2.2. OCP International Partnership.Google Scholar
- Philips Semiconductors 2002. Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors.Google Scholar
- Poplavko, P. 2003. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). Google ScholarDigital Library
- Radulescu, A., Dielissen, J., Goossens, K., Rijpkema, E., and Wielage, P. 2005. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. CAD Interact. Circ. Syst.Google Scholar
- Rajkumar, R., Juvva, K., Molano, A., and Oikawa, S. 1998. Resource kernels: a resource-centric approach to real-time systems. In Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, 150--164.Google Scholar
- Rowen, C. and Leibson, S. 2004. Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors. Prentice Hall PTR.Google Scholar
- Rumpler, B. 2006. Complexity management for composable real-time systems. In Proceedings of the International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC). Google ScholarDigital Library
- Rutten, M., Pol, E.-J., van Eijndhoven, J., Walters, K., and Essink, G. 2005. Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. IS&T/SPIE Electron. Imag. 5683.Google Scholar
- Sasaki, H. 1996. Multimedia complex on a chip. In Proceedings of the International Solid-State Circuits Conference (ISSCC), 16--19.Google ScholarCross Ref
- Silicon Hive 2007. Silicon hive. http://www.siliconhive.com.Google Scholar
- Soudris, D., Zervas, N. D., Argyriou, A., Dasygenis, M., Tatas, K., Goutis, C., and Thanailakis, A. 2000. Data-reuse and parallel embedded architectures for low-power, real-time multimedia applications. In Proceedings of the IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 243--254. Google ScholarDigital Library
- Sriram, S. and Bhattacharyya, S. 2000. Embedded Multiprocessors: Scheduling and Synchronization. CRC Press. Google ScholarDigital Library
- Stiliadis, D. and Varma, A. 1998. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw. 6, 5. Google ScholarDigital Library
- Vercauteren, S., Lin, B., and De Man, H. 1996. Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications. In Proceedings of the Design Automation Conference (DAC), 521--526. Google ScholarDigital Library
- Wiggers, M., Bekooij, M., Jansen, P., and Smit, G. 2007. Efficient computation of buffer capacities for cyclo-static real-time systems with back-pressure. In Proceedings of the Real Time and Embedded Technology and Applications Symposium (RTAS). Google ScholarDigital Library
- Wüst, C., Steffens, L., Verhaegh, W., Bril, R., and Hentschel, C. 2005. QoS control strategies for high-quality video processing. Real-Time Syst. 30, 1, 7--29. Google ScholarDigital Library
Index Terms
- CoMPSoC: A template for composable and predictable multi-processor system on chips
Recommendations
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSINetworks-on-chip (NoCs) can improve the communication bandwidth and power efficiency of multiprocessor systems-on-chip (MPSoC). However, traditional metallic interconnects consume significant amount of power to deliver even higher communication ...
A buffered crossbar-based chip interconnection framework supporting quality of service
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIAs Systems-on-a-Chip (SoCs) become larger, the problem of interconnecting the various subsystems becomes more complicated. In this framework, certain alternatives to the standard buses, based on Network Technologies, have emerged as innovative ...
Composable and predictable dynamic loading for time-critical partitioned systems on multiprocessor architectures
Time-critical systems for instance in avionics, isolate applications from each other to provide safety and timing guarantees. Resources are partitioned in time and space to create an isolated partition per application which facilitates fault containment ...
Comments