Mark R. Hartoog
Edwin A. Harcourt
ABSTRACT
An experimental set of tools that generate instruction set simulators,assemblers, and disassemblers from a single description wasdeveloped to test if retargetable development tools would work forcommercial DSP processors and microprocessors. The processorinstruction set was described using a language called nML. TheTMS320C50 DSP processor and the ARM7 microprocessor weremodeled in nML. The resulting instruction set models executeabout 25,000 instructions per second, and compiled instruction setsimulation models execute about 150,000 instructions per second.The viability of this approach and the deficiencies of nML are discussed.
- 1.P. Paulin, C. Liem, T. May, S. Sutarwala, "FlexWare: A Flexible Firmware Development Environment for Embedded Systems", in P. Marwedel, G. Goossens, Code Generation for Embedded Processors, Kluwer, 1995, pp. 67-84.Google Scholar
- 2.S. Sutarwala, P. Paulin, Y Kumar, "Insulin: An Instruction Set Simulation Environment", Proc. of CHDL, Ottawa, Canada, April 1993, pp. 355-362 Google ScholarDigital Library
- 3.A. Fauth, J. Van Praet, M. Freericks, "Describing Instruction Set Processors Using nML", Proc. European Design and Test Conf., Paris (France), March 1995, pp. 503-507. Google ScholarDigital Library
- 4.M. Freericks, "The nML Machine Description Formalism", Tech. Rep. 1991/15, TU Berlin, Fachbereich Informatik, Berlin, 1991.Google Scholar
- 5.F. Lohr, A. Fauth, M. Freericks, "SIGH/SIM - an Environment for Retargetable Instruction Set Simulation", Tech. Rep. 1993/ 43, TU Berlin, Fachbereich Informatik, Berlin, 1993.Google Scholar
- 6.A. Fauth, A. Knoll, "Automated Generation of DSP Program Development Tools", in Proc. IEEE ICASSP-93, May 1993.Google Scholar
- 7.D. Lanneer, J. Van Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, G. Goossens, "CHESS: Retargetable Code Generation for Embedded DSP Processors", in P. Marwedel, G. Goossens, Code Generation for Embedded Processors, Kluwer, 1995, pp. 85-102.Google Scholar
- 8.V. Zivojnovic, H. Meyr, "Compiled HW/SW Co-Simulation", in Proc. ACM/IEEE Design Automation Conference, pp. 690- 695, 1996. Google ScholarDigital Library
Index Terms
- Generation of software tools from processor descriptions for hardware/software codesign
Recommendations
Hardware/software co-design of a fuzzy RISC processor
DATE '98: Proceedings of the conference on Design, automation and test in EuropeIn this paper, we show how hardware/software co-evaluation can be applied to instruction set definition. As a case study, we show the definition and evaluation of instruction set extensions for fuzzy processing. These instructions are based on the use ...
Hardware/software codesign for mathematical function acceleration
CASCON '18: Proceedings of the 28th Annual International Conference on Computer Science and Software EngineeringMany important workloads depend on the efficient computation of elementary functions like square root and logarithm. Accurate computation of these functions is time-consuming, and hard for compilers to schedule, because of conditional execution. These ...
Software and Hardware Design Issues for Low Complexity High Performance Processor Architecture
ICPPW '09: Proceedings of the 2009 International Conference on Parallel Processing WorkshopsQueue processor offers an attractive option in the design of general purpose and applications specific systems. This paper presents software and hardware design issues for extracting high instruction level parallelism for the 32-bit QueueCore processor. ...
Comments