Eric Schnarr
James R. Larus
ABSTRACT
Our new out-of-order processor simulatol; FastSim, uses two innovations to speed up simulation 8--15 times (vs. Wisconsin SimpleScalar) with no loss in simulation accuracy. First, FastSim uses speculative direct-execution to accelerate the functional emulation of speculatively executed program code. Second, it uses a variation on memoization---a well-known technique in programming language implementation---to cache microarchitecture states and the resulting simulator actions, and then "fast forwards" the simulation the next time a cached state is reached. Fast-forwarding accelerates simulation by an order of magnitude, while producing exactly the same, cycle-accurate result as conventional simulation.
- 1.Doug Burger, and Todd M. Austin, "The SimpleScalar Tool Set, Version 2.0," University of Wisconsin-Madison Computer Sciences Tech Report #1342, June, 1997.Google Scholar
- 2.Robert F. Cmelik, and David Keppel, "Shade: A Fast Instruction-Set Simulator for Execution Profiling," in the Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, May 1994. Google ScholarDigital Library
- 3.T.M. Conte, M. A. Hirsch, and K. N. Menezes, "Reducing state loss for effective trace sampling of superscalar processors," in the Proceedings of the 1996 International Conference on Computer Design (ICCD), Austin, TX, October 1996. Google ScholarDigital Library
- 4.Steve Herrod, Mendel Rosenblum, Edouard Bugnion, Scott Devine, Robert Bosch, John Chapin, Kinshuk Govil, Dan Teodosiu, Emmett Witchel, and Ben Verghese, "The SimOS Simulation Environment," Computer Systems Laboratory, Stanford University, 1996.Google Scholar
- 5.James R. Lares and Eric Schnarr, "EEL: Machine-Independent Executable Editing," in the Proceedings of the A CM SIGPLAN '95 Conference on Programming Language Design and Implementation (PLDI), June 1995. Google ScholarDigital Library
- 6.Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike Litzkow, Steve Huss-Lederman, Mark D. Hill, James R. Lares, and David A. Wood, "Wisconsin Wind Tunnel II: A Fast and Portable Parallel Architecture Simulator," in the Workshop on Performance Analysis and Its impact on Design (PAID), June 1997.Google Scholar
- 7.Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve, "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodolgy," in the Proceedings of the 3rd International Symposium on High Performance Computer Architecture (HPCA), February 1997. Google ScholarDigital Library
- 8.Vijay S. Pai, Parthasarathy Ranganathan, and Sarita V. Adve, "RSIM: An Execution-Driven Simulator for ILP- Based Shared-Memory Multiprocessors and Uniprocessors," in the Proceedings of the 3rd Workshop on computer Architecture Education (held in conjunction with the 3rd International Symposium on High Performance Computer Architecture), February 1997.Google Scholar
- 9.Sun Mierosystems, The SPARC Architecture Manual (Version 8~, December 1990.Google Scholar
- 10.Yeager, "The Mips R10000 Superscalar Microprocessor,'' in IEEE Micro, April 1996. Google ScholarDigital Library
Index Terms
- Fast out-of-order processor simulation using memoization
Recommendations
Fast out-of-order processor simulation using memoization
Our new out-of-order processor simulatol; FastSim, uses two innovations to speed up simulation 8--15 times (vs. Wisconsin SimpleScalar) with no loss in simulation accuracy. First, FastSim uses speculative direct-execution to accelerate the functional ...
Fast out-of-order processor simulation using memoization
Our new out-of-order processor simulatol; FastSim, uses two innovations to speed up simulation 8--15 times (vs. Wisconsin SimpleScalar) with no loss in simulation accuracy. First, FastSim uses speculative direct-execution to accelerate the functional ...
Design and evaluation of an auto-memoization processor
PDCN'07: Proceedings of the 25th conference on Proceedings of the 25th IASTED International Multi-Conference: parallel and distributed computing and networksThis paper describes the design and evaluation of an auto-memoization processor. The major point of this proposal is to detect the multilevel functions and loops with no additional instructions controlled by the compiler. This general purpose processor ...
Comments