Yanjun Li
Abstract
As process variations increase and devices get more diverse in their behavior, using the same test list for all devices is increasingly inefficient. Methodologies that adapt the test sequence with respect to lot, wafer, or even a device's own behavior help contain the test cost while maintaining test quality. In adaptive test selection approaches, the initial test list, a set of tests that are applied to all devices to learn information, plays a crucial role in the quality outcome. Most adaptive test approaches select this initial list based on fail probability of each test individually. Such a selection approach does not take into account the correlations that exist among various measurements and potentially will lead to the selection of correlated tests. In this work, we propose a new adaptive test algorithm that includes a mathematical model for initial test ordering that takes correlations among measurements into account. The proposed method can be integrated within an existing test flow running in the background to improve not only the test quality but also the test time. Experimental results using four distinct industry circuits and large amounts of measurement data show that the proposed technique outperforms prior approaches considerably.
- P. Drineas and Y. Makris. 2003. Independent test sequence compaction through integer programming. In Proceedings of the IEEE International Conference on Computer Design. 380--386. Google Scholar
Digital Library
- H.-G. Stratigopoulos, P. Drineas, M. Slamani, and Y. Makris. 2007. Non-RF to RF test correlation using learning machines: A case study. In Proceedings of the IEEE VLSI Test Symposium. 9--14. Google ScholarDigital Library
- S. Biswas and R. D. Blanton. 2008. Test compaction for mixed-signal circuits using pass-fail test data. In Proceedings of the IEEE VLSI Test Symposium. 299--308. Google ScholarDigital Library
- S. Biswas and R. D. Blanton. 2006. Statistical test compaction using binary decision trees. IEEE Design Test Comput. 23, 6 (2006), 452--462. Google ScholarDigital Library
- S. Benner and O. Boroffice. 2001. Optimal production test times through adaptive test programming. In Proceedings of the IEEE International Test Conference. 908--915. Google ScholarDigital Library
- Christian Stritwieser. 2015. Real-time adaptive test algorithm including test escape estimation method. In Proceedings of the 20 th International Mixed-Signal Testing Workshop (IMSTW'15). 1--6.Google ScholarCross Ref
- A. Ahmadi, A. Nahar, B. Orr, M. Past, and Y. Makris. 2016. Wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/RF ICs. In Proceedings of the IEEE VLSI Test Symposium. 1--6.Google Scholar
- H.-G. Stratigopoulos and Christian Streiwieser. 2017. Adaptive test flow for mixed-signal ICs. In Proceedings of the IEEE VLSI Test Symposium. 1--6.Google ScholarCross Ref
- E. Yilmaz and S. Ozev. 2009. Adaptive test elimination for analog/RF circuits. In Proceedings of the IEEE Design Automation Conference. 720--725. Google ScholarDigital Library
- E. Yilmaz, S. Ozev, and K. M. Butler. 2010. Adaptive test flow for mixed-signal/RF circuits using learned information from device under test. In Proceedings of the IEEE International Test Conference. 1--10.Google Scholar
- E. Yilmaz, S. Ozev, and K. M. Butler. 2013. Per-device adaptive test for analog/RF circuits using entropy-based process monitoring. IEEE Trans. VLSI Syst. 21, 6 (2013), 1116--1128. Google ScholarDigital Library
- E. Yilmaz, S. Ozev, and K. M. Butler. 2011. Adaptive multidimensional outlier analysis for analog and mixed signal circuits. In Proceedings of the IEEE International Test Conference. 1--8.Google Scholar
- T. H. Cormen, C. Stein, R. L. Rivest, and C. E. Leiserson. 2001. Introduction to Algorithms (2nd. ed.). McGraw-Hill Higher Education. Google ScholarDigital Library
- Suraj Sindia and Vishwani D. Agrawal. 2014. Specification test minimization for given defect level. In Proceedings of the 15 th Latin American Test Workshop. 1--6.Google Scholar
- L. Milor. 1998. A tutorial introduction to research on analog and mixed-signal circuit testing. IEEE Trans. Circ. Syst. II: Analog Digital Sig. Proc. 45, 10 (1998), 1389--1407.Google ScholarCross Ref
- S. D. Huss and R. S. Gyurcsik. 1991. Optimal ordering of analog integrated circuit tests to minimize test time. In Proceedings of the IEEE/ACM Design Automation Conference. 494--499. Google ScholarDigital Library
- W. Jiang and B. Vinnakota. 1999. Defect-oriented test scheduling. In Proceedings of the IEEE VLSI Test Symposium. 433--438. Google ScholarDigital Library
- Baris Arslan and Alex Orailoglu. 2016. Aggressive test cost reductions through continuous test effectiveness assessment. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 35, 12 (2016), 2093--2103. Google ScholarDigital Library
- S. Biswas, P. Li, R. D. Blanton, and L. T. Pileggi. 2005. Specification test compaction for analog circuits and MEMS {accelerometer and opamp examples}. In Proceedings of the IEEE Design, Automation and Test in Europe. 164--169. Google ScholarDigital Library
- S. S. Akbay, J. L. Torres, J. M. Rumer, A. Chatterjee, and J. Amtsfield. 2006. Alternate test of RF front ends with IP constraints: Frequency domain test generation and validation. In Proceedings of the IEEE International Test Conference. 1--10.Google Scholar
- N. Kupp, P. Drineas, M. Slamani, and Y. Makris. 2009. On boosting the accuracy of non-RF to RF correlation-based specification test compaction. Springer J. Electron. Test. 25, 6 (2009), 309--321. Google ScholarDigital Library
- M. Chen and A. Orailoglu. 2008. Test cost minimization through adaptive test development. In Proceedings of the IEEE International Conference on Computer Design. 234--239.Google Scholar
- K. Huang, J. Wen, and J. Willmore. 2016. Test-suite-based analog/RF test time reduction using canonical correlation. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 35, 12 (2016), 2143--2147. Google ScholarDigital Library
- Thomas M. Cover and A. Joy. 2006. Element of Information Theory (2nd. ed.). Wiley-Interscience, New York, NY, 19--20.Google Scholar
- Gene H. Golub and Charles F. Van Loan. Matrix Computations (4th. ed.). JHU Press, Baltimore, MD, 246--259.Google Scholar
Index Terms
- Adaptive Test for RF/Analog Circuit Using Higher Order Correlations among Measurements
Recommendations
Test-Suite-Based Analog/RF Test Time Reduction Using Canonical Correlation
High-cost specification tests of analog/RF devices have become a bottle-neck in reducing the overall cost of high-volume manufacturing (HVM) of systems on chip (SoCs) due to lengthy testing time and expensive test equipment. Especially for fabless ...
Adaptive test elimination for analog/RF circuits
DAC '09: Proceedings of the 46th Annual Design Automation ConferenceIn this paper, we propose an adaptive test strategy that tailors the test sequence with respect to the properties of each individual instance of a circuit. Reducing the test set by analyzing the dropout patterns during characterization and eliminating ...
Strong higher order mutation-based test data generation
ESEC/FSE '11: Proceedings of the 19th ACM SIGSOFT symposium and the 13th European conference on Foundations of software engineeringThis paper introduces SHOM, a mutation-based test data generation approach that combines Dynamic Symbolic Execution and Search Based Software Testing. SHOM targets strong mutation adequacy and is capable of killing both first and higher order mutants. ...
Comments