Skip to main content
Erschienen in: EURASIP Journal on Wireless Communications and Networking 1/2006

Open Access 01.12.2006 | Research Article

Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time Filters in Bluetooth and GSM Receivers

verfasst von: Yo-Chuol Ho, Robert Bogdan Staszewski, Khurram Muhammad, Chih-Ming Hung, Dirk Leipold, Kenneth Maggio

Erschienen in: EURASIP Journal on Wireless Communications and Networking | Ausgabe 1/2006

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
download
DOWNLOAD
print
DRUCKEN
insite
SUCHEN
loading …

Abstract

RF circuits for multi-GHz frequencies have recently migrated to low-cost digital deep-submicron CMOS processes. Unfortunately, this process environment, which is optimized only for digital logic and SRAM memory, is extremely unfriendly for conventional analog and RF designs. We present fundamental techniques recently developed that transform the RF and analog circuit design complexity to digitally intensive domain for a wireless RF transceiver, so that it enjoys benefits of digital and switched-capacitor approaches. Direct RF sampling techniques allow great flexibility in reconfigurable radio design. Digital signal processing concepts are used to help relieve analog design complexity, allowing one to reduce cost and power consumption in a reconfigurable design environment. The ideas presented have been used in Texas Instruments to develop two generations of commercial digital RF processors: a single-chip Bluetooth radio and a single-chip GSM radio. We further present details of the RF receiver front end for a GSM radio realized in a 90-nm digital CMOS technology. The circuit consisting of low-noise amplifier, transconductance amplifier, and switching mixer offers https://static-content.springer.com/image/art%3A10.1155%2FWCN%2F2006%2F62905/MediaObjects/13638_2005_Article_1253_IEq1_HTML.gif dB dynamic range with digitally configurable voltage gain of 40 dB down to https://static-content.springer.com/image/art%3A10.1155%2FWCN%2F2006%2F62905/MediaObjects/13638_2005_Article_1253_IEq2_HTML.gif dB. A series of decimation and discrete-time filtering follows the mixer and performs a highly linear second-order lowpass filtering to reject close-in interferers. The front-end gains can be configured with an automatic gain control to select an optimal setting to form a trade-off between noise figure and linearity and to compensate the process and temperature variations. Even under the digital switching activity, noise figure at the 40 dB maximum gain is 1.8 dB and https://static-content.springer.com/image/art%3A10.1155%2FWCN%2F2006%2F62905/MediaObjects/13638_2005_Article_1253_IEq3_HTML.gif dBm IIP2 at the 34 dB gain. The variation of the input matching versus multiple gains is less than 1 dB. The circuit in total occupies 3.1 https://static-content.springer.com/image/art%3A10.1155%2FWCN%2F2006%2F62905/MediaObjects/13638_2005_Article_1253_IEq4_HTML.gif . The LNA, TA, and mixer consume less than https://static-content.springer.com/image/art%3A10.1155%2FWCN%2F2006%2F62905/MediaObjects/13638_2005_Article_1253_IEq5_HTML.gif mA at a supply voltage of 1.4 V.
Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License ( https://​creativecommons.​org/​licenses/​by/​2.​0 ), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
download
DOWNLOAD
print
DRUCKEN
Literatur
1.
Zurück zum Zitat Abidi AA: RF CMOS comes of age. IEEE Journal of Solid-State Circuits 2004,39(4):549–561. 10.1109/JSSC.2004.825247CrossRef Abidi AA: RF CMOS comes of age. IEEE Journal of Solid-State Circuits 2004,39(4):549–561. 10.1109/JSSC.2004.825247CrossRef
2.
Zurück zum Zitat Krenik W, Buss D, Rickert P: Cellular handset integration—SIP vs. SOC. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '04), October 2004, Orlando, Fla, USA 63–70. Krenik W, Buss D, Rickert P: Cellular handset integration—SIP vs. SOC. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '04), October 2004, Orlando, Fla, USA 63–70.
3.
Zurück zum Zitat Muhammad K, Leipold D, Staszewski RB, et al.: A discrete-time Bluetooth receiver in a 0.13/spl/m digital CMOS process. Proceedings of IEEE International Conference on Solid-State Circuits (ISSCC '04), February 2004, San Francisco, Calif, USA 1: 268–269, 527. Muhammad K, Leipold D, Staszewski RB, et al.: A discrete-time Bluetooth receiver in a 0.13/spl/m digital CMOS process. Proceedings of IEEE International Conference on Solid-State Circuits (ISSCC '04), February 2004, San Francisco, Calif, USA 1: 268–269, 527.
4.
Zurück zum Zitat Muhammad K, Staszewski RB: Direct RF sampling mixer with recursive filtering in charge domain. Proceedings of the International Symposium on Circuits and Systems (ISCAS '04), May 2004, Vancouver, BC, Canada 1: I-577-I-580. sec. ASP-L29.5 Muhammad K, Staszewski RB: Direct RF sampling mixer with recursive filtering in charge domain. Proceedings of the International Symposium on Circuits and Systems (ISCAS '04), May 2004, Vancouver, BC, Canada 1: I-577-I-580. sec. ASP-L29.5
5.
Zurück zum Zitat Muhammad K, Staszewski RB, Hung C-M: Joint common mode voltage and differential offset voltage control scheme in a low-IF receiver. Proceedings of IEEE Radio Frequency Integrated Circuits Symposium (RFIC '04), June 2004, Fort Worth, Tex, USA 405–408. sec. TU3C-2 Muhammad K, Staszewski RB, Hung C-M: Joint common mode voltage and differential offset voltage control scheme in a low-IF receiver. Proceedings of IEEE Radio Frequency Integrated Circuits Symposium (RFIC '04), June 2004, Fort Worth, Tex, USA 405–408. sec. TU3C-2
6.
Zurück zum Zitat Staszewski RB, Muhammad K, Leipold D, et al.: All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS. IEEE Journal of Solid-State Circuits 2004,39(12):2278–2291.CrossRef Staszewski RB, Muhammad K, Leipold D, et al.: All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS. IEEE Journal of Solid-State Circuits 2004,39(12):2278–2291.CrossRef
7.
Zurück zum Zitat Karvonen S, Riley T, Kostamovaara J: A low noise quadrature subsampling mixer. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '01), May 2001, Sydney, NSW, Australia 4: 790–793. Karvonen S, Riley T, Kostamovaara J: A low noise quadrature subsampling mixer. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '01), May 2001, Sydney, NSW, Australia 4: 790–793.
8.
Zurück zum Zitat Lindfors S, Parssinen A, Halonen KA: A 3-V 230-MHz CMOS decimation subsampler. IEEE Transactions on Circuits and Systems II 2003,50(3):105–117. 10.1109/TCSII.2002.807757CrossRef Lindfors S, Parssinen A, Halonen KA: A 3-V 230-MHz CMOS decimation subsampler. IEEE Transactions on Circuits and Systems II 2003,50(3):105–117. 10.1109/TCSII.2002.807757CrossRef
9.
Zurück zum Zitat Muhammad K, Ho Y-C, Mayhugh T, et al.: A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '05), September 2005, San Jose, Calif, USA 809–812. sec. 28–5 Muhammad K, Ho Y-C, Mayhugh T, et al.: A discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS process. Proceedings of IEEE Custom Integrated Circuits Conference (CICC '05), September 2005, San Jose, Calif, USA 809–812. sec. 28–5
10.
Zurück zum Zitat Ho Y-C, Muhammad K, Lee M-C, et al.: A GSM/GPRS receiver front-end with discrete-time filters in a 90nm digital CMOS. Proceedings of IEEE Dallas/CAS Workshop: Architectures, Circuits and Implementation of SoC (DCAS '05), October 2005, Dallas, Tex, USA 199–202. Ho Y-C, Muhammad K, Lee M-C, et al.: A GSM/GPRS receiver front-end with discrete-time filters in a 90nm digital CMOS. Proceedings of IEEE Dallas/CAS Workshop: Architectures, Circuits and Implementation of SoC (DCAS '05), October 2005, Dallas, Tex, USA 199–202.
11.
Zurück zum Zitat Ho Y-C, Hung C-M, Muhammad K, et al.: A 1.8dB NF receiver front-end for GSM/GPRS in a 90nm digital CMOS. Proceedings of International SoC Design Conference (ISOCC '05), October 2005, Seoul, Korea 211–214. ses. 12 Ho Y-C, Hung C-M, Muhammad K, et al.: A 1.8dB NF receiver front-end for GSM/GPRS in a 90nm digital CMOS. Proceedings of International SoC Design Conference (ISOCC '05), October 2005, Seoul, Korea 211–214. ses. 12
12.
Zurück zum Zitat Staszewski RB, Wallberg J, Rezeq S, et al.: All-digital PLL and GSM/EDGE transmitter in 90nm CMOS. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '05), February 2005, San Francisco, Calif, USA 1: 316–317, 600. sec. 17.5 Staszewski RB, Wallberg J, Rezeq S, et al.: All-digital PLL and GSM/EDGE transmitter in 90nm CMOS. Proceedings of IEEE International Solid-State Circuits Conference (ISSCC '05), February 2005, San Francisco, Calif, USA 1: 316–317, 600. sec. 17.5
13.
Zurück zum Zitat O K: Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies. IEEE Journal of Solid-State Circuits 1998,33(8):1249–1252. 10.1109/4.705364CrossRef O K: Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies. IEEE Journal of Solid-State Circuits 1998,33(8):1249–1252. 10.1109/4.705364CrossRef
Metadaten
Titel
Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time Filters in Bluetooth and GSM Receivers
verfasst von
Yo-Chuol Ho
Robert Bogdan Staszewski
Khurram Muhammad
Chih-Ming Hung
Dirk Leipold
Kenneth Maggio
Publikationsdatum
01.12.2006
Verlag
Springer International Publishing
DOI
https://doi.org/10.1155/WCN/2006/62905

Weitere Artikel der Ausgabe 1/2006

EURASIP Journal on Wireless Communications and Networking 1/2006 Zur Ausgabe