Hardware-in-the-loop simulation of a UAV autonomous landing algorithm implemented in SoC FPGA | IEEE Conference Publication | IEEE Xplore