Abstract
Reed Solomon codes are used to identify and correct data errors in transmission and storage systems. In this paper we designed a compact RS(255, 223) encoder structure based on analysis of the Reed-Solomon (RS) coding theory used in deep space communications. The encoder is implemented with 32 optimized finite multipliers, of which the redundant operations are reduced to minimize the number of modulo 2 additions or XOR gates based on analyzing the structure of multipliers in RS encoder that are simple and can ensure high speed operations. The simulation results show that the designed structure has advantages such as high efficiency and low complexity ensuring good coding performance.
Similar content being viewed by others
Refrences
Xiaojun Wu, Xianghui Shen, Zhibin Zeng, “An improved RS encoding algorithm,” in Proc. of 2nd IEEE Int. Conf. “Consumer Electronics, Communications and Networks,” CECNet 2012 (Apr. 2012), pp. 1648–1652. DOI: 10.1109/CECNet.2012.6201882.
Chang Xiaojun, Guo Jun, Li Zhihui, “RS encoder design based on FPGA,” in Proc. of 2nd IEEE Int. Conf. “Advanced Computer Control,” ICACC 2010 (Mar. 2010), Vol. 1, pp. 419–421. — DOI: 10.1109/ICACC.2010.5486970.
Lin Shu, An Introduction to Error-Correcting Codes (Prentice Hall, Inc., 1970).
Zefu Tan, Hong Xie, Guangjie Wu, Mingxia Liao, “Design and implementation of Reed-Solomon encoder in CMMB system,” in Proc. of 6th IEEE Int. Conf. “Wireless Communications Networking and Mobile Computing,” WiCOM 2010 (Sept. 2010), pp. 1–4. DOI: 10.1109/WICOM.2010.5601053.
C. C. Wang, T. K. Truong, H. M. Shao, L. J. Deutsch, J. K. Omura, I. S. Reed, “VLSI architectures for computing multiplications and inverses in GF(2m),” IEEE Trans. Comput. C-34, No. 8, 709 (Aug. 1985). DOI: 10.1109/TC.1985.1676616.
I.-S. Hsu, I. S. Reed, T. K. Truong, Ke Wang, Chiunn-Shyong Yeh, L. J. Deutsch, “The VLSI implementation of a Reed-Solomon encoder using Berlekamp’s bit-serial multiplier algorithm,” IEEE Trans. Comput. C-33, No. 10, 906 (Oct. 1984). DOI: 10.1109/TC.1984.1676351.
B. A. Laws Jr., C. K. Rushforth, “A cellular-array multiplier for GF(2m),” IEEE Trans. Comput. C-20, No. 12, 1573 (Dec. 1971). DOI: 10.1109/T-C.1971.223173.
J. Jittawutipoka, J. Ngarmnil, “Low complexity Reed-Solomon encoder using globally optimized finite field multipliers,” in Proc. of IEEE Region 10 Conf. TENCON 2004 (Nov. 2004), Vol. 4, pp. 423–426. DOI: 10.1109/TENCON.2004.1414960.
Zhang Jinzhou, Liang Xianfeng, Wang Zhugang, Xiong Weiming, “The design of a RS encoder,” Future Computing, Communication, Control and Management. Lecture Notes in Electrical Engineering (2012), Vol. 144, pp. 87–91. DOI: 10.1007/978-3-642-27326-1_12.
Author information
Authors and Affiliations
Additional information
Original Russian Text © A.R. Dash, T.R. Lenka, 2013, published in Izv. Vyssh. Uchebn. Zaved., Radioelektron., 2013, Vol. 56, No. 9, pp. 24–33.
The authors wish to acknowledge the help provided by the staff of the TIFAC-CORE on “3G/4G Communication Technologies” at the National Institute of Science and Technology (Berhampur, India) in carrying out the research work.
About this article
Cite this article
Dash, A.R., Lenka, T.R. VLSI implementation of Reed-Solomon encoder algorithm for communication systems. Radioelectron.Commun.Syst. 56, 441–447 (2013). https://doi.org/10.3103/S0735272713090033
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.3103/S0735272713090033