The Design and Implementation of the MD5 Algorithm Based on FPGA

Lei Wang; Yan Yan Yu; Qian Huang; Jun Yang; Zheng Peng Zhao

doi:10.4028/www.scientific.net/AMM.427-429.806

Paper Titles

Prediction and Analysis of the Driving Range of Electric Bus
p.787

Based on RFID Technology of High-Speed Mobile Multi-Objective Binary Tree Anti-Collision Algorithms
p.793

Design of Interface Connecting PC/104 Based Electro-Hydraulic Servo Actuator & CAN Bus
p.797

Development and Research on the Control Actuator Testing System Based on Virtual Instrument
p.802

The Design and Implementation of the MD5 Algorithm Based on FPGA
p.806

Target Tracking with Two Passive Infrared Sensors Augmented with Irradiance Ratio
p.810

Research the Steering Model by Human-Simulated Intelligence Based on Vision-AGV
p.816

Design of Temperature Testing System Based on Zigbee
p.820

Online State of Charge Estimation for Battery of Electric Vehicle Using Sigma-Points Kalman Filters
p.824

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 427-429The Design and Implementation of the MD5 Algorithm...

The Design and Implementation of the MD5 Algorithm Based on FPGA

Abstract:

This paper introduces the principle of digital signature algorithm MD5, focused on the calculation phase of the algorithm, the algorithm structure iteration of the loop, and to optimize its calculation phase, and given FPGA design icon, the experiment can be drawn based on FPGA with less resource, fast implementation of the MD5 algorithm. The hardware implementation of the MD5 hash algorithm HMACs build encryption accelerator which has some practical value.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 427-429)

Pages:

806-809

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.427-429.806

Citation:

Cite this paper

Online since:

September 2013

Authors:

Lei Wang*, Yan Yan Yu, Qian Huang, Jun Yang, Zheng Peng Zhao

Keywords:

FPGA, Hash, Iterative Looping Architecture, MD5 Algorithm

Export:

RIS, BibTeX

Price:

Permissions:

Request Permissions

* - Corresponding Author

References

[1] R. Rivest. The MD5 message digest algorithm. RFA Data Security. April (1992).

Google Scholar

[2] S. Chen, W. Huang. FPGA Implementation of MD5 Algorithm. Information Security and Communications Privacy. Vol. 6 (2007), p.129.

Google Scholar

[3] K. Liu, M. Che. A IN Cun-xiu A High Throughput FPGA Implementation of MD5 A lgorithm. MICROPROCE SSORS. Vol. 1 (2008), p.188.

Google Scholar

[4] W. Chen. The Encryption Techniques of MD5 and Security Analysis. Computer Knowledge and Technology. \Vol. 19 (2007), p.87.

Google Scholar

[5] ZH.J. Shi, CH.J. Ma, J. Cote and B. Wang. Hardware Implementation of Hash Functions. Introduction to Hardware Security and Trust. Vol. 6 (2012), p.27.

DOI: 10.1007/978-1-4419-8080-9_2

Google Scholar

[6] M. Meenakumari and G. Athisha. A Survey on Protection of FPGA Based IP Designs. International Journal of Advanced Electrical and Electronics Engineering. Vol. 2 (2013), p.93.

Google Scholar

[7] Adam Tisovsky and Ivan Baronak. Analytical Model of IPsec Process Throughput. Information and Communication Technologies and Services. Vol. 10 (2012), p.162.

DOI: 10.15598/aeee.v10i3.681

Google Scholar

[8] X.L. Wei. Research and application ofMD5 encryption algorithm. Information Technology. Vol. 7 (2010), p.144.

Google Scholar

[9] X. Zeng, X.W. Gao, E.H. Lu and Y. Chen. High-speed implementation of the MD5 hash algorithm. Journal of Chengdu University of Information Technology. Vol. 24 (2009), p.129.

Google Scholar