SiC Power Devices as Enabler for High Power Density - Aspects and Prospects

Article Preview

Abstract:

Comparable to silicon the main way to improve the cost performance of SiC power devices is to go up with current density since the main selling point of a power device is its current handling capability. To follow this path successfully a couple of application and system relevant aspects should be taken into account beside the pure focus on reducing nominal or absolute losses at chip level. This paper will address some of those topics in combination with discussing state of the art device technologies on SiC. Also some considerations regarding the operation of SiC devices at elevated temperatures will be given, mainly targeting for increased power density and reduced losses in power electronic systems.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 778-780)

Pages:

1104-1109

Citation:

Online since:

February 2014

Export:

Price:

* - Corresponding Author

[1] A. Sawle, C. Blake and D. Mariæ, Novel Power MOSFET Packaging Technology Doubles Power Density in Synchronous Buck Converters for Next Generation Microprocessors, presented at APEC (2002).

DOI: 10.1109/apec.2002.989234

Google Scholar

[2] J.R. Black, Proceedings of the IEEEVol. 57, no. 9, Sept. 1969, p.1587.

Google Scholar

[3] F. Dahlquist, J. Hancock, M. Treu, R. Rupp, T. Reimann, 2Nd Generation 600 V SiC Schottky Diodes Use Merged Pn/Schottky Structure For Surge Overload Protection, presented at APEC (2006).

DOI: 10.1109/apec.2006.1620534

Google Scholar

[4] M. Holz, J. Hilsenbeck, R. Otremba, A. Heinrich, P. Türkes, R. Rupp, SiC Power Devices: Product Improvement using Diffusion Soldering, Mater. Sci. Forum, Vols. 615-617, pp.613-616, (2009).

DOI: 10.4028/www.scientific.net/msf.615-617.613

Google Scholar

[5] Y. Tanaka, K. Yano, M. Okamoto, A. Takatsuka, K. Fukuda, M. Kasuga, K. Arai, T. Yatsuo, "Fabrication of 700V SiC-SIT with Ultra-Low On-Resistance of 1. 01mΩ•cm², Mater. Sci. Forum, Vols. 257-529, pp.1219-1222, (2006).

DOI: 10.4028/www.scientific.net/msf.527-529.1219

Google Scholar

[6] R. Bayerer et al: Power Circuit design for clean switching, published at CIPS 2010, ISBN 978-1-61284-814-3.

Google Scholar

[7] http: /www. cree. com/Power/Products/1700V-SiC-MOSFET-Packaged.

Google Scholar

[8] U. Scheuermann, R. Schmidt, Separating Failure Modes in Power Cycling Tests, published at CIPS 2012, ISBN 978-3-8007-3414-6.

Google Scholar

[9] P. Friedrichs, R. Bayerer SiC high power devices – challenges for assembly and thermal management, Mater. Sci. Forum, Vols. 740-742, pp.869-872, (2013).

DOI: 10.4028/www.scientific.net/msf.740-742.869

Google Scholar