Skip to main content

2016 | OriginalPaper | Buchkapitel

Low-Leakage, Low-Power, High-Stable SRAM Cell Design

verfasst von : Soumitra Pal, Y. Krishna Madan, Aminul Islam

Erschienen in: Proceedings of the Second International Conference on Computer and Communication Technologies

Verlag: Springer India

Aktivieren Sie unsere intelligente Suche um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

This paper proposes a technique for designing low-leakage stable SRAM cell which can mitigate impact of V t (threshold voltage) variation. The architecture of the proposed transmission gate-based 9-transistor SRAM cell (TG9T) is almost similar to that of 7-transistor SRAM cell (7T) except the access transistors, which are replaced with transmission gates. In this study, various key design metrics like noise margin, leakage current, and hold power are simulated for both cells and compared. The proposed design provides 1.25× lower leakage current and 1.46× higher SINM (static current noise margin) while bearing 3.8× penalty in WTI (write trip current) compared with 7T. Proposed design exhibits its robustness by achieving 1.1× tighter spread in hold power compared to 7T.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Hennessy, J.L., Patterson, V.: Computer architecture: a quantitative approach, Chap. 5. Morgan Kaufman (2006) Hennessy, J.L., Patterson, V.: Computer architecture: a quantitative approach, Chap. 5. Morgan Kaufman (2006)
2.
Zurück zum Zitat Jain, S.K., Agarwal, P.: A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology. In: 2006 19th International Conference VLSI Design, pp. 3–7 Jan 2006 Jain, S.K., Agarwal, P.: A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology. In: 2006 19th International Conference VLSI Design, pp. 3–7 Jan 2006
3.
Zurück zum Zitat Athe, P., Dasgupta, S.: A comparative study of 6T, 8T and 9T Decanano SRAM cell. IEEE Symposium Industrial Electronics and Applications (ISIEA), vol. 2, pp. 889–894 Oct 2009 Athe, P., Dasgupta, S.: A comparative study of 6T, 8T and 9T Decanano SRAM cell. IEEE Symposium Industrial Electronics and Applications (ISIEA), vol. 2, pp. 889–894 Oct 2009
4.
Zurück zum Zitat Kim, T.-H., Liu, J., Kim, C.H.: A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode. IEEE J. Solid-State Circuits 44(6), 1785–1795 (2009)MathSciNetCrossRef Kim, T.-H., Liu, J., Kim, C.H.: A voltage scalable 0.26 V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode. IEEE J. Solid-State Circuits 44(6), 1785–1795 (2009)MathSciNetCrossRef
5.
Zurück zum Zitat Chang, L., et al.: An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J. Solid-State Circuits 43(4), 956–963 (2008)CrossRef Chang, L., et al.: An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE J. Solid-State Circuits 43(4), 956–963 (2008)CrossRef
6.
Zurück zum Zitat Liu, Z., Kursun, V.: Characterization of a novel nine-transistor SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(4), 488–492 (2008)CrossRef Liu, Z., Kursun, V.: Characterization of a novel nine-transistor SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(4), 488–492 (2008)CrossRef
7.
Zurück zum Zitat Calhoun, B.H., Chandrakasan, A.: A 256-kb sub-threshold SRAM design for ultra-low-voltage operation. IEEE J. Solid-State Circuits 42(3), 680–688 (2007)CrossRef Calhoun, B.H., Chandrakasan, A.: A 256-kb sub-threshold SRAM design for ultra-low-voltage operation. IEEE J. Solid-State Circuits 42(3), 680–688 (2007)CrossRef
8.
Zurück zum Zitat Chang, I.J., Kim, J.-J., Park, S.P., Roy, K.: A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J. Solid-State Circuits 44(2), 650–658 (2009)CrossRef Chang, I.J., Kim, J.-J., Park, S.P., Roy, K.: A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J. Solid-State Circuits 44(2), 650–658 (2009)CrossRef
9.
Zurück zum Zitat Aly, R.E., Bayoumi, M.A.: Low-power cache design using 7T SRAM Cell. IEEE Trans. Circuits Syst.—II: Express Briefs 54(4) (2007) Aly, R.E., Bayoumi, M.A.: Low-power cache design using 7T SRAM Cell. IEEE Trans. Circuits Syst.—II: Express Briefs 54(4) (2007)
10.
Zurück zum Zitat Vaddi, R., Dasgupta, S., Agarwal, R.P.: Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS. IEEE Trans. Electron Dev. 57, 654–664 (2010)CrossRef Vaddi, R., Dasgupta, S., Agarwal, R.P.: Device and circuit co-design robustness studies in the subthreshold logic for ultralow-power applications for 32 nm CMOS. IEEE Trans. Electron Dev. 57, 654–664 (2010)CrossRef
11.
Zurück zum Zitat Seevinck, E., et al.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits SC-22(5), 748–754 (1987)CrossRef Seevinck, E., et al.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits SC-22(5), 748–754 (1987)CrossRef
12.
Zurück zum Zitat Islam, A., Hasan, M., Arslan, T.: Variation resilient subthreshold SRAM cell design technique. Int. J. Electron. 99(9), 1223–1237 (2012)CrossRef Islam, A., Hasan, M., Arslan, T.: Variation resilient subthreshold SRAM cell design technique. Int. J. Electron. 99(9), 1223–1237 (2012)CrossRef
13.
Zurück zum Zitat Pal, S., Bhattacharya, A., Islam, A.: Comparative study of CMOS- and FinFET-based 10T SRAM Cell in Subthreshold regime. In: IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), pp. 507–511, May 2014 Pal, S., Bhattacharya, A., Islam, A.: Comparative study of CMOS- and FinFET-based 10T SRAM Cell in Subthreshold regime. In: IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), pp. 507–511, May 2014
14.
Zurück zum Zitat Islam, A., Hasan, M.: Leakage characterization of 10T SRAM cell. IEEE Trans. Electron Dev. 59(3), 631–638 (2012)CrossRef Islam, A., Hasan, M.: Leakage characterization of 10T SRAM cell. IEEE Trans. Electron Dev. 59(3), 631–638 (2012)CrossRef
15.
Zurück zum Zitat Islam, A., Hasan, M.: Variability aware low leakage reliable SRAM cell design technique. Microelectron. Reliabil. 52(6) (2012) Islam, A., Hasan, M.: Variability aware low leakage reliable SRAM cell design technique. Microelectron. Reliabil. 52(6) (2012)
16.
Zurück zum Zitat Wann, C. et al.: SRAM cell design for stability methodology. In: Proceedings IEEE VLSI-TSA, pp. 21–22, Apr 2005 Wann, C. et al.: SRAM cell design for stability methodology. In: Proceedings IEEE VLSI-TSA, pp. 21–22, Apr 2005
17.
Zurück zum Zitat Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, New York (2009) Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, New York (2009)
Metadaten
Titel
Low-Leakage, Low-Power, High-Stable SRAM Cell Design
verfasst von
Soumitra Pal
Y. Krishna Madan
Aminul Islam
Copyright-Jahr
2016
Verlag
Springer India
DOI
https://doi.org/10.1007/978-81-322-2517-1_53