Anzeige
Erschienen in:
2012 | OriginalPaper | Buchkapitel
Low-Power Area Efficient Reconfigurable Pipelined Two’s Complement Multiplier with Reduced Error
verfasst von : R. Sakthivel, M. Vanitha, Harish M. Kittur
Erschienen in: Global Trends in Computing and Communication Systems
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
This paper describes reconfigurable two’s complement multiplier using Baugh Wooley’s algorithm supporting six modes of operation. A fixed width Baugh Wooley multiplier is used as prototype for the architecture. Error reduction technique based on bias compensation vector is introduced in the design to achieve a low error fixed width product. Clock gating technique and zero input method is used to obtain a power efficient design. A power reduction of 8.14% and 7.39% is achieved for the current design compared to other non-reconfigurable and reconfigurable techniques. Also a higher clock frequency of 200 MHz is supported by the current architecture compared to other reconfigurable structure which supports 100 MHz for the same reconfigurable two’s complement multiplication. Area of the proposed power efficient architecture is also reduced by 32.64% compared to the previous reconfigurable architecture.