1.
S. Muzaffar, J. Yoo, A. Shabra, I.M. Elfadel, A pulsed-index technique for single-channel, low-power, dynamic signaling, in
Design, Automation and Test in Europe Conference and Exhibition (DATE’15) (2015), pp. 1485–1490
2.
S. Muzaffar, I.M. Elfadel, Timing and robustness analysis of pulsed-index protocols for single-channel IOT communications, in
IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2015), pp. 225–230
3.
S. Muzaffar, I.M. Elfadel, Power management of pulsed-index communication protocols, in
IEEE International Conference on Computer Design (ICCD) (2015), pp. 375–378
4.
S. Muzaffar, N. Saeed, I.M. Elfadel, Automatic protocol configuration in single-channel low-power dynamic signaling for IOT devices, in
IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2016)
5.
ETSI,
UICC - Contactless Front-end (CLF) Interface, Technical Specification, Version 7.3.0 (2008–09)
6.
K.V.K.K. Prasad,
Principles of Digital Communication System and Computer Network (Dreamtech Press, New Delhi, 2003)
7.
S.-J. Song, N. Cho, H.-J. Yoo, A 0.2-mw 2-mb/s digital transceiver based on wideband signaling for human body communications. J. Solid State Circuits
42(9), 2021–2033 (2007)
8.
T. Mehrabi, K. Raahemifar, V. Geurkov, Design of a 4-bit programmable delay with TDC-based BIST for use in serial data links, in
International Symposium on Integrated Circuits (ISIC) (2014), pp. 580–583
9.
S. Jun-Ren, L. Te-Wen, H. Chung-Chih, Delay-line based fast-locking all-digital pulsewidth control circuit with programmable duty cycle, in
IEEE Asian Solid State Circuits Conference (A-SSCC) (2012), pp. 305–308
10.
MAXIM,
OneWireViewer User’s Guide, Version 1.4. AN3358 (2009)
11.
MAXIM,
Reading and Writing 1-Wire Devices Through Serial Interfaces. AN74 (2009)
12.
MAXIM,
Overview of 1-Wire Technology and Its Use. AN1796 (2008)
13.
S. Wang, K.W.E. Cheng, K. Ding, Design of the temperature and humidity instrument based on 1-wire sensor for electric vehicle motors, in
International Conference on Power Electronics Systems and Applications (2009), pp. 1–5
14.
B. Huang, J. Lei, Y. Bo, The reading data error analysis of 1-wire bus digital temperature sensor DS18B20, in
International Conference on Modelling, Identification and Control (2012), pp. 433–436
15.
H. Xue, Research and development of a intelligent temperature-measuring system based on 1-wire bus, in
International Conference on Intelligent Computation Technology and Automation, vol. 2 (2008), pp. 30–33
16.
J. Dudak, G. Gaspar, G. Michalconok, Extension of 1-wire measuring system SenSys, in
International Symposium on MECHATRONIKA (2012), pp. 1–4
17.
ShouHuan Jun, Liang Xi, Application of one-wire bus on dynamic testing system of refrigeration devices, in
International Conference on Computer Science and Information Processing, (2012), pp. 1114–1116
18.
E. Diaconescu, C. Spirleanu, An identifying and authorizing application using 1-wire technology, in
International Symposium for Design and Technology in Electronic Packaging (2010), pp. 243–248
19.
C.A. dos Reis Filho, E.P. da Silva, E. de L. Azevedo, J.A.p. Seminario, L. Dibb, Monolithic data circuit-terminating unit (DCU) for a one-wire vehicle network, in
Solid-State Circuits Conference (1998), pp. 228–231
20.
C. Jia, D. Wu, I. Hawkins, A. Forsyth, One-wire communication system for cryogenic converter control, in
International Conference on Power Electronics, Machines and Drives (2012), pp. 1–5
21.
M. Loh, A. Emami-Neyestanak, All-digital CDR for high-density, high-speed I/O, in
IEEE Symposium on VLSI Circuits (VLSIC) (2010), pp. 147–148
22.
M. Loh, A. Emami-Neyestanak, A 3x9 Gb/s shared, all-digital CDR for high-speed, high-density I/O. IEEE J. Solid-State Circuits (JSSC)
47(3), 641–651 (2012)
CrossRef
23.
Q. Du, J. Zhuang, T. Kwasniewski, A 2.5 Gb/s, low power clock and data recovery circuit, in
Canadian Conference on Electrical and Computer Engineering (2007), pp. 526–529
24.
Y. Urano, W-J. Yun, T. Kuroda, H. Ishikuro, A 1.26mW/Gbps 8 locking cycles versatile all-digital CDR with TDC combined DLL, in
International Symposium on Circuits and Systems (ISCAS) (2013), pp 1576–1579
25.
L.-K. Soh, W.-T. Wong, A 2.5-12.5Gbps interpolator-based clock and data recovery circuit for FPGA, in
Asia Symposium on Quality Electronic Design (ASQED) (2012), pp. 373–376
26.
K.-B. Shin, K.-H. Seong, D.-H. Yeo, B. Kim, J.-Y. Sim, H.J. Park, Verilog synthesis of usb 2.0 full-speed device phy ip, in
International SoC Design Conference(ISOCC) (2013), pp. 162–165
27.
W.L. Couch, Baseband pulse and digital signaling, in
Digital and Analog Communication Systems, 8th edn. (Prentice Hall, New Jersey, 2012), p. 784