Skip to main content

2019 | OriginalPaper | Buchkapitel

Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip

verfasst von : Iuliana Bacivarov, Wolfgang Haid, Kai Huang, Lothar Thiele

Erschienen in: Handbook of Signal Processing Systems

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Applications based on the Kahn process network (KPN) model of computation are determinate, modular, and based on FIFO communication for inter-process communication. While these properties allow KPN applications to efficiently execute on multi-processor systems-on-chip (MPSoC), they also enable the automation of the design process. This chapter focuses on the second aspect and gives an overview of methods for automating the design process of KPN applications implemented on MPSoCs. Whereas previous chapters mainly introduced techniques that apply to restricted classes of process networks, this overview will be dealing with general Kahn process networks.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat B. Kienhuis, E. Deprettere, K. Vissers, P. van der Wolf, in Proc. Int’l Conf. on Application-Specific Systems, Architectures and Processors (ASAP) (Washington, DC, USA, 1997), pp. 338–349 B. Kienhuis, E. Deprettere, K. Vissers, P. van der Wolf, in Proc. Int’l Conf. on Application-Specific Systems, Architectures and Processors (ASAP) (Washington, DC, USA, 1997), pp. 338–349
2.
Zurück zum Zitat D. Densmore, A. Sangiovanni-Vincentelli, R. Passerone, IEEE Design & Test of Computers 23(5), 359 (2006)CrossRef D. Densmore, A. Sangiovanni-Vincentelli, R. Passerone, IEEE Design & Test of Computers 23(5), 359 (2006)CrossRef
3.
Zurück zum Zitat G. Kahn, in Proc. IFIP Congress (Stockholm, Sweden, 1974), pp. 471–475 G. Kahn, in Proc. IFIP Congress (Stockholm, Sweden, 1974), pp. 471–475
8.
Zurück zum Zitat J. Keinert, M. Streubühr, T. Schlichter, J. Falk, J. Gladigau, C. Haubelt, J. Teich, M. Meredith, ACM Trans. on Design Automation of Electronic Systems 14(1), 1:1 (2009) J. Keinert, M. Streubühr, T. Schlichter, J. Falk, J. Gladigau, C. Haubelt, J. Teich, M. Meredith, ACM Trans. on Design Automation of Electronic Systems 14(1), 1:1 (2009)
9.
Zurück zum Zitat S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon, Y.P. Joo, ACM Trans. on Design Automation of Electronic Systems 12(3), 1 (2007)CrossRef S. Ha, S. Kim, C. Lee, Y. Yi, S. Kwon, Y.P. Joo, ACM Trans. on Design Automation of Electronic Systems 12(3), 1 (2007)CrossRef
10.
Zurück zum Zitat J. Falk, J. Keinert, C. Haubelt, J. Teich, C. Zebelein, Integrated modeling using finite state machines and dataflow graphs. second edition (Springer, 2012) J. Falk, J. Keinert, C. Haubelt, J. Teich, C. Zebelein, Integrated modeling using finite state machines and dataflow graphs. second edition (Springer, 2012)
11.
Zurück zum Zitat A.D. Pimentel, C. Erbas, S. Polstra, IEEE Trans. on Computers 55(2), 99 (2006)CrossRef A.D. Pimentel, C. Erbas, S. Polstra, IEEE Trans. on Computers 55(2), 99 (2006)CrossRef
12.
Zurück zum Zitat L. Thiele, I. Bacivarov, W. Haid, K. Huang, in Proc. Int’l Conf. on Application of Concurrency to System Design (ACSD) (Bratislava, Slovak Republic, 2007), pp. 29–40 L. Thiele, I. Bacivarov, W. Haid, K. Huang, in Proc. Int’l Conf. on Application of Concurrency to System Design (ACSD) (Bratislava, Slovak Republic, 2007), pp. 29–40
13.
Zurück zum Zitat H. Nikolov, T. Stefanov, E. Deprettere, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 27(3), 542 (2008)CrossRef H. Nikolov, T. Stefanov, E. Deprettere, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 27(3), 542 (2008)CrossRef
14.
Zurück zum Zitat T. Kangas, P. Kukkala, H. Orsila, E. Salminen, M. Hännikäinen, T.D. Hämäläinen, ACM Trans. on Embedded Computing Systems 5(2), 281 (2006)CrossRef T. Kangas, P. Kukkala, H. Orsila, E. Salminen, M. Hännikäinen, T.D. Hämäläinen, ACM Trans. on Embedded Computing Systems 5(2), 281 (2006)CrossRef
15.
Zurück zum Zitat A. Kumar, S. Fernando, Y. Ha, B. Mesman, H. Corporaal, ACM Trans. on Design Automation of Electronic Systems 31(3), 40:1 (2008) A. Kumar, S. Fernando, Y. Ha, B. Mesman, H. Corporaal, ACM Trans. on Design Automation of Electronic Systems 31(3), 40:1 (2008)
16.
Zurück zum Zitat S.S. Bhattacharyya, G. Brebner, J.W. Janneck, J. Eker, C. von Platen, M. Mattavelli, M. Raulet, in First Swedish Workshop on Multi-Core Computing (MCC) (Uppsala, Sweden, 2008) S.S. Bhattacharyya, G. Brebner, J.W. Janneck, J. Eker, C. von Platen, M. Mattavelli, M. Raulet, in First Swedish Workshop on Multi-Core Computing (MCC) (Uppsala, Sweden, 2008)
17.
Zurück zum Zitat S.A. Edwards, O. Tardieu, IEEE Trans. on VLSI Systems 14(8), 854 (2006)CrossRef S.A. Edwards, O. Tardieu, IEEE Trans. on VLSI Systems 14(8), 854 (2006)CrossRef
18.
Zurück zum Zitat M.I. Gordon, W. Thies, S. Amarasinghe, in Proc. Int’l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (San Jose, CA, USA, 2006), pp. 151–162 M.I. Gordon, W. Thies, S. Amarasinghe, in Proc. Int’l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS) (San Jose, CA, USA, 2006), pp. 151–162
19.
Zurück zum Zitat B. Kienhuis, E. Rijpkema, E. Deprettere, in Proc. of the Int’l Workshop on Hardware/Software Codesign (CODES) (San Diego, CA, USA, 2000), pp. 13–17 B. Kienhuis, E. Rijpkema, E. Deprettere, in Proc. of the Int’l Workshop on Hardware/Software Codesign (CODES) (San Diego, CA, USA, 2000), pp. 13–17
20.
Zurück zum Zitat S. Verdoolaege, H. Nikolov, T. Stefanov, EURASIP Journal on Embedded Systems 2007 (2007)CrossRef S. Verdoolaege, H. Nikolov, T. Stefanov, EURASIP Journal on Embedded Systems 2007 (2007)CrossRef
22.
Zurück zum Zitat J.W. Janneck, I.D. Miller, D.B. Parlour, G. Roquier, M. Wipliez, M. Raulet, in IEEE Workshop on Signal Processing Systems (SiPS) (Washington, D.C., USA, 2008), pp. 287–292 J.W. Janneck, I.D. Miller, D.B. Parlour, G. Roquier, M. Wipliez, M. Raulet, in IEEE Workshop on Signal Processing Systems (SiPS) (Washington, D.C., USA, 2008), pp. 287–292
23.
Zurück zum Zitat N. Vasudevan, S.A. Edwards, in Proc. ACM Symposium on Applied Computing (SAC) (Honolulu, HI, USA, 2009), pp. 1626–1631 N. Vasudevan, S.A. Edwards, in Proc. ACM Symposium on Applied Computing (SAC) (Honolulu, HI, USA, 2009), pp. 1626–1631
25.
Zurück zum Zitat T.M. Parks, Bounded Scheduling of Process Networks. Ph.D. thesis, University of California, Berkeley (1995) T.M. Parks, Bounded Scheduling of Process Networks. Ph.D. thesis, University of California, Berkeley (1995)
27.
Zurück zum Zitat K. Huang, I. Bacivarov, J. Liu, W. Haid, in IEEE Symposium on Industrial Embedded Systems (SIES) (IEEE, Ecole Polytechnique Fédérale de Lausanne, Switzerland, 2009), pp. 74–81 K. Huang, I. Bacivarov, J. Liu, W. Haid, in IEEE Symposium on Industrial Embedded Systems (SIES) (IEEE, Ecole Polytechnique Fédérale de Lausanne, Switzerland, 2009), pp. 74–81
28.
Zurück zum Zitat M. González Harbour, J.J. Gutiérrez García, J.C. Palencia Gutiérrez, J.M. Drake Moyano, in Proc. Euromicro Conference on Real-Time Systems (Delft, The Netherlands, 2001), pp. 125–134 M. González Harbour, J.J. Gutiérrez García, J.C. Palencia Gutiérrez, J.M. Drake Moyano, in Proc. Euromicro Conference on Real-Time Systems (Delft, The Netherlands, 2001), pp. 125–134
29.
Zurück zum Zitat S. Chakraborty, S. Künzli, L. Thiele, in Proc. Design, Automation and Test in Europe (DATE) (Munich, Germany, 2003), pp. 190–195 S. Chakraborty, S. Künzli, L. Thiele, in Proc. Design, Automation and Test in Europe (DATE) (Munich, Germany, 2003), pp. 190–195
30.
Zurück zum Zitat R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, R. Ernst, IEE Proceedings Computers and Digital Techniques 152(2), 148 (2005)CrossRef R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, R. Ernst, IEE Proceedings Computers and Digital Techniques 152(2), 148 (2005)CrossRef
32.
Zurück zum Zitat M. Hendriks, M. Verhoef, in Workshop on Parallel and Distributed Real-Time Systems (Rhodes, Greece, 2006) M. Hendriks, M. Verhoef, in Workshop on Parallel and Distributed Real-Time Systems (Rhodes, Greece, 2006)
34.
Zurück zum Zitat E. Wandeler, L. Thiele, in Proc. Asia and South Pacific Conf. on Design Automation (ASP-DAC) (Yokohama, Japan, 2006), pp. 479–484 E. Wandeler, L. Thiele, in Proc. Asia and South Pacific Conf. on Design Automation (ASP-DAC) (Yokohama, Japan, 2006), pp. 479–484
35.
Zurück zum Zitat A. Hamann, R. Racu, R. Ernst, in Proc. Real Time and Embedded Technology and Applications Symposium (RTAS) (Bellevue, WA, United States, 2007), pp. 269–280 A. Hamann, R. Racu, R. Ernst, in Proc. Real Time and Embedded Technology and Applications Symposium (RTAS) (Bellevue, WA, United States, 2007), pp. 269–280
36.
Zurück zum Zitat S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid, H. Meyr, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (Salzburg, Austria, 2007), pp. 75–80 S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid, H. Meyr, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (Salzburg, Austria, 2007), pp. 75–80
37.
Zurück zum Zitat I. Bacivarov, A. Bouchhima, S. Yoo, A.A. Jerraya, International Journal of Embedded Systems (IJES) 1(1/2), 103 (2005). http://dx.doi.org/10.1504/IJES.2005.008812CrossRef I. Bacivarov, A. Bouchhima, S. Yoo, A.A. Jerraya, International Journal of Embedded Systems (IJES) 1(1/2), 103 (2005). http://​dx.​doi.​org/​10.​1504/​IJES.​2005.​008812CrossRef
38.
Zurück zum Zitat S. Schliecker, S. Stein, R. Ernst, in Proc. Design, Automation and Test in Europe (DATE) (2007), pp. 273–278 S. Schliecker, S. Stein, R. Ernst, in Proc. Design, Automation and Test in Europe (DATE) (2007), pp. 273–278
39.
Zurück zum Zitat S. Künzli, A. Hamann, R. Ernst, L. Thiele, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES/ISSS) (Salzburg, Austria, 2007), pp. 63–68 S. Künzli, A. Hamann, R. Ernst, L. Thiele, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES/ISSS) (Salzburg, Austria, 2007), pp. 63–68
40.
Zurück zum Zitat S. Künzli, F. Poletti, L. Benini, L. Thiele, in Proc. Design, Automation and Test in Europe (DATE) (2006), pp. 236–241 S. Künzli, F. Poletti, L. Benini, L. Thiele, in Proc. Design, Automation and Test in Europe (DATE) (2006), pp. 236–241
41.
42.
Zurück zum Zitat S. Ha, H. Oh, Decidable dataflow models for signal processing: Synchronous dataflow and its extensions. second edition (Springer, 2012) S. Ha, H. Oh, Decidable dataflow models for signal processing: Synchronous dataflow and its extensions. second edition (Springer, 2012)
43.
Zurück zum Zitat K. Huang, W. Haid, I. Bacivarov, M. Keller, L. Thiele, ACM Transactions in Embedded Computing Systems (TECS) (2012) K. Huang, W. Haid, I. Bacivarov, M. Keller, L. Thiele, ACM Transactions in Embedded Computing Systems (TECS) (2012)
45.
Zurück zum Zitat M. Geilen, T. Basten, Kahn process networks and a reactive extension. second edition (Springer, 2012) M. Geilen, T. Basten, Kahn process networks and a reactive extension. second edition (Springer, 2012)
46.
Zurück zum Zitat E.A. de Kock, G. Essink, W.J.M. Smits, P. van der Wolf, J.Y. Brunel, W.M. Kruijtzer, P. Lieverse, K.A. Vissers, in Proc. Design Automation Conference (DAC) (Los Angeles, CA, USA, 2000), pp. 402–405 E.A. de Kock, G. Essink, W.J.M. Smits, P. van der Wolf, J.Y. Brunel, W.M. Kruijtzer, P. Lieverse, K.A. Vissers, in Proc. Design Automation Conference (DAC) (Los Angeles, CA, USA, 2000), pp. 402–405
47.
Zurück zum Zitat S.A. Edwards, N. Vadudevan, O. Tardieu, in Proc. Design, Automation and Test in Europe (DATE) (Munich, Germany, 2008), pp. 1498–1503 S.A. Edwards, N. Vadudevan, O. Tardieu, in Proc. Design, Automation and Test in Europe (DATE) (Munich, Germany, 2008), pp. 1498–1503
48.
Zurück zum Zitat D.C. Pham, T. Aipperspach, D. Boerstler, M. Bolliger, R. Chaudhry, D. Cox, P. Harvey, P.M. Harvey, H.P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Pham, J. Pille, S. Posluszny, M. Riley, D.L. Stasiak, M. Suzuoki, O. Takahashi, J. Warnock, S. Weitzel, D. Wendel, K. Yazawa, IEEE Journal of Solid-State Circuits 41(1), 179 (2006)CrossRef D.C. Pham, T. Aipperspach, D. Boerstler, M. Bolliger, R. Chaudhry, D. Cox, P. Harvey, P.M. Harvey, H.P. Hofstee, C. Johns, J. Kahle, A. Kameyama, J. Keaty, Y. Masubuchi, M. Pham, J. Pille, S. Posluszny, M. Riley, D.L. Stasiak, M. Suzuoki, O. Takahashi, J. Warnock, S. Weitzel, D. Wendel, K. Yazawa, IEEE Journal of Solid-State Circuits 41(1), 179 (2006)CrossRef
49.
Zurück zum Zitat P.S. Paolucci, A.A. Jerraya, R. Leupers, L. Thiele, P. Vicini, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (Seoul, South Korea, 2006), pp. 167–172 P.S. Paolucci, A.A. Jerraya, R. Leupers, L. Thiele, P. Vicini, in Proc. Int’l Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (Seoul, South Korea, 2006), pp. 167–172
51.
Zurück zum Zitat T.G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, S. Dighe, in Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (IEEE Computer Society, Washington, DC, USA, 2010), SC ’10, pp. 1–11. https://doi.org/10.1109/SC.2010.53. T.G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, S. Dighe, in Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis (IEEE Computer Society, Washington, DC, USA, 2010), SC ’10, pp. 1–11. https://​doi.​org/​10.​1109/​SC.​2010.​53.
53.
Zurück zum Zitat W. Haid, L. Schor, K. Huang, I. Bacivarov, L. Thiele, in Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia) (Grenoble, France, 2009), pp. 35–44 W. Haid, L. Schor, K. Huang, I. Bacivarov, L. Thiele, in Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia) (Grenoble, France, 2009), pp. 35–44
54.
Zurück zum Zitat S. Edwards, L. Lavagno, E.A. Lee, A. Sangiovanni-Vincentelli, Proceedings of the IEEE 85(3), 366 (1997)CrossRef S. Edwards, L. Lavagno, E.A. Lee, A. Sangiovanni-Vincentelli, Proceedings of the IEEE 85(3), 366 (1997)CrossRef
55.
56.
Zurück zum Zitat T.A. Henzinger, B. Horowitz, C.M. Kirsch, Proceedings of the IEEE 91(1), 84 (2003)CrossRef T.A. Henzinger, B. Horowitz, C.M. Kirsch, Proceedings of the IEEE 91(1), 84 (2003)CrossRef
57.
Zurück zum Zitat A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, R. De Simone, Proceedings of the IEEE 91(1), 64 (2003)CrossRef A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, R. De Simone, Proceedings of the IEEE 91(1), 64 (2003)CrossRef
58.
Zurück zum Zitat E. Wandeler, L. Thiele, M. Verhoef, P. Lieverse, Int’l Journal on Software Tools for Technology Transfer (STTT) 8(6), 649 (2006) E. Wandeler, L. Thiele, M. Verhoef, P. Lieverse, Int’l Journal on Software Tools for Technology Transfer (STTT) 8(6), 649 (2006)
59.
Zurück zum Zitat L. Thiele, S. Chakraborty, M. Naedele, in Proc. Int’l Symposium on Circuits and Systems (ISCAS), vol. 4 (Geneva, Switzerland, 2000), vol. 4, pp. 101–104 L. Thiele, S. Chakraborty, M. Naedele, in Proc. Int’l Symposium on Circuits and Systems (ISCAS), vol. 4 (Geneva, Switzerland, 2000), vol. 4, pp. 101–104
61.
Zurück zum Zitat J.Y. Le Boudec, P. Thiran, Network Calculus — A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050 (Springer Verlag, 2001) J.Y. Le Boudec, P. Thiran, Network Calculus — A Theory of Deterministic Queuing Systems for the Internet, Lecture Notes in Computer Science, vol. 2050 (Springer Verlag, 2001)
63.
Zurück zum Zitat W. Haid, M. Keller, K. Huang, I. Bacivarov, L. Thiele, in Proc. Int’l Conf. on Systems, Architectures, Modeling and Simulation (IC-SAMOS) (Samos, Greece, 2009), pp. 92–99 W. Haid, M. Keller, K. Huang, I. Bacivarov, L. Thiele, in Proc. Int’l Conf. on Systems, Architectures, Modeling and Simulation (IC-SAMOS) (Samos, Greece, 2009), pp. 92–99
64.
Zurück zum Zitat R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, P. Stenström, ACM Trans. on Embedded Computing Systems 7(3), 36:1 (2008) R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, P. Stenström, ACM Trans. on Embedded Computing Systems 7(3), 36:1 (2008)
65.
Zurück zum Zitat A.D. Pimentel, M. Thompson, S. Polstra, C. Erbas, Journal of Signal Processing Systems 50(2), 99 (2008)CrossRef A.D. Pimentel, M. Thompson, S. Polstra, C. Erbas, Journal of Signal Processing Systems 50(2), 99 (2008)CrossRef
66.
Zurück zum Zitat D. Rai, H. Yang, I. Bacivarov, J.J. Chen, L. Thiele, (DATE11, Grenoble, France, 2011) D. Rai, H. Yang, I. Bacivarov, J.J. Chen, L. Thiele, (DATE11, Grenoble, France, 2011)
67.
Zurück zum Zitat L. Schor, I. Bacivarov, H. Yang, L. Thiele, in Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) (IEEE Computer, Beijing, China, 2012) L. Schor, I. Bacivarov, H. Yang, L. Thiele, in Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS) (IEEE Computer, Beijing, China, 2012)
68.
Zurück zum Zitat L. Thiele, L. Schor, H. Yang, I. Bacivarov, in Proc. Design Automation Conference (DAC) (ACM, San Diego, California, USA, 2011), pp. 268–273 L. Thiele, L. Schor, H. Yang, I. Bacivarov, in Proc. Design Automation Conference (DAC) (ACM, San Diego, California, USA, 2011), pp. 268–273
69.
Zurück zum Zitat E. Zitzler, L. Thiele, IEEE Trans. on Evolutionary Computation 3(4), 257 (1999)CrossRef E. Zitzler, L. Thiele, IEEE Trans. on Evolutionary Computation 3(4), 257 (1999)CrossRef
70.
Zurück zum Zitat E. Zitzler, L. Thiele, J. Bader, in Conf. on Parallel Problem Solving From Nature (PPSN) (Dortmund, Germany, 2008), pp. 847–858 E. Zitzler, L. Thiele, J. Bader, in Conf. on Parallel Problem Solving From Nature (PPSN) (Dortmund, Germany, 2008), pp. 847–858
71.
Zurück zum Zitat L. Thiele, S. Chakraborty, M. Gries, S. Künzli, in Proc. Design Automation Conference (DAC) (New Orleans, LA, USA, 2002), pp. 880–885 L. Thiele, S. Chakraborty, M. Gries, S. Künzli, in Proc. Design Automation Conference (DAC) (New Orleans, LA, USA, 2002), pp. 880–885
72.
Zurück zum Zitat E. Zitzler, M. Laumanns, L. Thiele, in Proc. Evolutionary Methods for Design, Optimisation, and Control (EUROGEN) (Athens, Greece, 2001), pp. 95–100 E. Zitzler, M. Laumanns, L. Thiele, in Proc. Evolutionary Methods for Design, Optimisation, and Control (EUROGEN) (Athens, Greece, 2001), pp. 95–100
73.
Zurück zum Zitat S. Bleuler, M. Laumanns, L. Thiele, E. Zitzler, in Int’l Conf. on Evolutionary Multi-Criterion Optimization (EMO) (Faro, Portugal, 2003), pp. 494–508 S. Bleuler, M. Laumanns, L. Thiele, E. Zitzler, in Int’l Conf. on Evolutionary Multi-Criterion Optimization (EMO) (Faro, Portugal, 2003), pp. 494–508
75.
Zurück zum Zitat P. Marwedel, J. Teich, G. Kouveli, I. Bacivarov, L. Thiele, S. Ha, C. Lee, Q. Xu, L. Huang, (CODES+ISSS’11, October 9–14, 2011, Taipei, Taiwan., 2011) P. Marwedel, J. Teich, G. Kouveli, I. Bacivarov, L. Thiele, S. Ha, C. Lee, Q. Xu, L. Huang, (CODES+ISSS’11, October 9–14, 2011, Taipei, Taiwan., 2011)
Metadaten
Titel
Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip
verfasst von
Iuliana Bacivarov
Wolfgang Haid
Kai Huang
Lothar Thiele
Copyright-Jahr
2019
DOI
https://doi.org/10.1007/978-3-319-91734-4_19

Neuer Inhalt