Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Bücher
Zeitschriften
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
SLX-Digitalkonferenz: Zukunftswerkstatt 2024

Mehr Umsatz mit Top-Kontakten

Am 7. Mai erfahren Sie, wie Vertriebsteams Leadgenerierung, Leadnurturing und Leadstrategien effizient steuern können.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Introduction to Multicore Systems On-Chip Kapitel lesen Erstes Kapitel lesen

2017 | OriginalPaper | Buchkapitel

2. Multicore SoCs Design Methods

verfasst von : Abderazek Ben Abdallah

Erschienen in: Advanced Multicore Systems-On-Chip

Verlag: Springer Singapore

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The strong demand for low-power and high-performance multicore systems on chip (MCSoCs) requires quick turn around design methodology. Thus, there is a clear need for efficient methodology for the design of these systems on platforms implementing both hardware and software modules. This chapter describes conventional multicore SoC design methods in details. It also describes a so-called scalable core-based methodology for systematic design environment of application-specific heterogeneous multicore SoC architectures. Although the methodology presented here is general and not limited to special architecture, we will consider a real synthesizable core as a case study to make the discussion easy.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel Introduction to Multicore Systems On-Chip
Nächstes Kapitel Multicore SoC Organization
Literatur
1.
K. Diefendorff, K. Dubey, How multimedia workloads will change processor design. IEEE Comput. 30(9), 43–45 (1997)CrossRef
2.
Y. Liu, S. Chakraborty, W.T. Ooi, A. Gupta, S. Mohan, Workload characterization and cost-quality tradeoffs in MPEG-4 decoding on resource-constrained devices, in Workshop on Embedded Systems for Real-Time Multimedia (2005), pp. 129–134
3.
M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, Analyzing on-chip communication in a mpsoc environment. Proceedings of the Conference on Design, Design Automation and Test in Europe 2, 16–20 (2004)
4.
D. Kulkarani, W.A. Najjar, R. Rinker, F.J. Kurdahi, Fast area estimation to support compiler optimization in FPGA-based reconfigurable systems, in IEEE Symposium on Field-Programmable Custom Computing Machines (California, Napa, 2002)
5.
A. Ben Abdallah, M. Sowa, Basic network-on-chip interconnection for future gigascale mcsocs applications: communication and computation orthogonalization, in Proceedings of Tunisia-Japan Symposium on Society, Science and Technology (TJASSST), 4–9 Dec 2006
6.
R. Ernst, J. Henkel, T. Benner, Hardware-software co synthesis for microcontrollers. IEEE Des. Test 64–75 (1993)
7.
A. Jerraya, Multiprocessor System-on-Chip, (Morgan Kaufman Publishers, 2005) ISBN:0-12385-251-X
8.
C.K. Lennard, P. Schaumont, G. de Jong, A. Haverinen, P. Hardee, Standards for system-level design: practical reality or solution in search of a question?, in Proceedings of the Design Automation and Test in Europe, (2000), pp. 576–585
9.
S. Prakash, A. Parker, SoS: Synthesis of application-specific heterogeneous multiprocessor systems. J. Parellel Distrib. Comput. 16, 338–351 (1992)CrossRefMATH
10.
B. Dave, G. Lakshminarayama, N. Jha, COSFA: Hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance, in Proceedings IEEE Fault-Tolerant Computing Symposium, (1997), pp. 339–348
11.
M. Sheliga, E.H. Sha, Hardware/software co-design with the hms framework. J. VLSI Signal Process. Systems 13(1), 37–56 (1996)CrossRef
12.
S. Pasricha, N. Dutt, M. Ben-Romdhane, Constraint-driven bus matrix synthesis for mpsoc, Asia and South Pacific Design Automation Conference (ASPDAC 2006) (Japan, Yokohama, 2006), pp. 30–35
13.
14.
K. Obrien, Z. Sura, T. Chen, T. Zhang, Supporting OpenMP on cell. J. Parallel Program. 36(3), 289–311 (2008)CrossRefMATH
15.
16.
17.
A. Ben Abdallah, S. Kawata, T. Yoshinaga, M. Sowa, Modular design structure and high-level prototyping for novel embedded processor core, Proceedings of the 2005 IFIP International Conference on Embedded And Ubiquitous Computing (EUC’2005), (Nagasaki, Japan, Dec. 6–9, 2005), pp. 340–349
18.
A. Ben Abdallah, M. Arsenji, S. Shigeta, T. Yoshinaga, M. Sowa, Queue processor for novel queue computing paradigm based on produced order scheme, in Proceedings of HPC, IEEE CS, July 2004, pp. 169–177
19.
A. Ben Abdallah, A. Canedo, T. Yoshinaga, M. Sowa, The QC-2 parallel queue processor architecture. J. Parallel Distrib. Comput. 68(2), 235–245 (2008)
20.
A. Ben Abdallah, M. Masuda, A. Canedo, K. Kuroda, Natural instruction level parallelism-aware compiler for high-performance queuecore processor architecture. J. Supercomput. 57(3), 314–338 (2011)
21.
A. Canedo, A.B. Abdallah, M. Sowa, compiler support for code size reduction using a queue-based processor. Transactions on High-Performance Embedded Architectures and Compilers 2(4), 269–285 (2009)
22.
A. Canedo, A.B. Abdallah, M. Sowa, Compiling for reduced bit-width queue processors. J. Signal Process. Syst. 59(1), 45–55 (2010)CrossRef
23.
A. Canedo, A.B. Abdallah, M. Sowa, Efficient compilation for queue size-constrained queue processors. J. Parallel Comput. 35, 213–225 (2009)CrossRef
24.
A. Canedo, A.B. Abdallah, M. Sowa, Design and implementation of a queue compiler. J. Microprocess. Microsyst. 33(2), 29–138 (2009)CrossRef
25.
IEEE standard for binary floating-point arithmetic, ANSI/IEEE standard 754, (1985)
26.
IEEE task P754, A proposed standard for binary floating-point arithmetic, IEEE Comp. 14(12), pp. 51–62, (1981)
27.
28.
G. De Micheli, R. Ernst, W. Wolf, Readings in Hardware/Software co-design, (Morka Kaufmann Publishers, ISBN 1-55860-702-1, 2001)
29.
D. Gohringer, M. Hubner, V. Schatz, J. Becker, Runtime adaptive multi-processor system-on-chip: RAMPSoC, in International Symposium on Parallel and Distributed Processing, 1–7 April 2008
30.
A. Alsolaim, J. Becker, M. Glesner, J. Starzyk, Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems, in IEEE International Conference on Field-Programmable Custom Computing Machines, (2000), pp. 205–214
31.
Xilinx, Virtex-5 Family Overview, (February 2009)
32.
33.
Metadaten
Titel
Multicore SoCs Design Methods
verfasst von
Abderazek Ben Abdallah
Copyright-Jahr
2017
Verlag
Springer Singapore
Buch
Advanced Multicore Systems-On-Chip

Print ISBN: 978-981-10-6091-5

Electronic ISBN: 978-981-10-6092-2

Copyright-Jahr: 2017

DOI
https://doi.org/10.1007/978-981-10-6092-2_2

Neuer Inhalt

    Bildnachweise