Skip to main content
Erschienen in:

31.01.2024

On the Layout-Oriented Investigation of Power Attack Hardness of Spintronic-Based Logic Circuits

verfasst von: Pegah Iranfar, Abdolah Amirany, Mohammad Hossein Moaiyeri, Kian Jafari

Erschienen in: Circuits, Systems, and Signal Processing | Ausgabe 5/2024

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

High leakage power consumption has become one of the main concerns of data security protection with CMOS device scaling. Spintronic technology is one of the efficient solutions to control circuit leakage power consumption by benefiting from its non-volatility property. Spintronic devices such as magnetic tunnel junctions (MTJs) are also compatible with CMOS transistors and suitable for designing hybrid MTJ/CMOS circuits. Hybrid MTJ/CMOS circuits can be used in many applications, such as logic-in-memory (LiM) and high-security structures. These circuits demonstrate enhanced data security compared to CMOS-based circuits by leveraging their non-volatile feature, making information leakage and data access more challenging. However, these circuits are not completely immune to attacks, and information can be revealed by potent power analysis attacks such as differential power analysis (DPA) and correlation power analysis (CPA). This paper investigates the resistance to side-channel attacks, especially DPA and CPA, for the magnetoresistive RAM (MRAM) and hybrid MTJ/CMOS AND, OR, XOR gates, hybrid MTJ/CMOS full-adder, and multiplexer circuits. Comprehensive post-layout simulation results using 40 nm TSMC CMOS technology, Monte-Carlo results, and values of normalized energy deviation (NED), normalized standard deviation (NSD)), and normalized power deviation (NPD) of PCSA-based MRAM indicate that the power consumption pattern remains constant in circuits with symmetrical structures in the reading phase even in the presence of inevitable process variation, so these circuits are resilient to power attacks and are competent for use in high-security applications such as hardware implementation of encryption algorithms.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

ATZelektronik

Die Fachzeitschrift ATZelektronik bietet für Entwickler und Entscheider in der Automobil- und Zulieferindustrie qualitativ hochwertige und fundierte Informationen aus dem gesamten Spektrum der Pkw- und Nutzfahrzeug-Elektronik. 

Lassen Sie sich jetzt unverbindlich 2 kostenlose Ausgabe zusenden.

ATZelectronics worldwide

ATZlectronics worldwide is up-to-speed on new trends and developments in automotive electronics on a scientific level with a high depth of information. 

Order your 30-days-trial for free and without any commitment.

Weitere Produktempfehlungen anzeigen
Literatur
15.
Zurück zum Zitat J. Daemen, V. Rijmen, Reijndael: The advanced encryption standard, Dr. Dobb’s Journal: Software Tools for the Professional Programmer 26, 137–139 (2001) J. Daemen, V. Rijmen, Reijndael: The advanced encryption standard, Dr. Dobb’s Journal: Software Tools for the Professional Programmer 26, 137–139 (2001)
29.
38.
Zurück zum Zitat P. Socha, V. Miskovsky, H. Kubatova, and M. Novotny, Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approaches, presented at the 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), (2017), https://doi.org/10.1109/DDECS.2017.7934563. P. Socha, V. Miskovsky, H. Kubatova, and M. Novotny, Optimization of Pearson correlation coefficient calculation for DPA and comparison of different approaches, presented at the 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), (2017), https://​doi.​org/​10.​1109/​DDECS.​2017.​7934563.
43.
Zurück zum Zitat K. Tiri, M. Akmal, and I. Verbauwhede, A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards, in proceedings of the 28th European solid-state circuits conference, (2002), pp. 403–406. K. Tiri, M. Akmal, and I. Verbauwhede, A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards, in proceedings of the 28th European solid-state circuits conference, (2002), pp. 403–406.
Metadaten
Titel
On the Layout-Oriented Investigation of Power Attack Hardness of Spintronic-Based Logic Circuits
verfasst von
Pegah Iranfar
Abdolah Amirany
Mohammad Hossein Moaiyeri
Kian Jafari
Publikationsdatum
31.01.2024
Verlag
Springer US
Erschienen in
Circuits, Systems, and Signal Processing / Ausgabe 5/2024
Print ISSN: 0278-081X
Elektronische ISSN: 1531-5878
DOI
https://doi.org/10.1007/s00034-024-02603-7