Skip to main content

2017 | OriginalPaper | Buchkapitel

9. One-Time Programmable Memories in Logic Processes

verfasst von : Yanjun Ma, Edwin Kan

Erschienen in: Non-logic Devices in Logic Processes

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

In this chapter, we focus on the One-Time Programmable (OTP) embedded NVM using basic logic CMOS processes. We review poly fuse, antifuse, and floating-gate-based OTP memory cell and arrays.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Fußnoten
1
Kilopass Technology, Inc v Sidense Corporation No 2013-1193 (Fed Cir Dec 26, 2013), Court of Appeals for the Federal Circuit, USA. See also, http://​jiplp.​blogspot.​com/​2014/​03/​patent-litigants-beware-awards-of.​html.
 
Literatur
Zurück zum Zitat Court of Appeals for the Federal Circuit. (2013, December 26). Kilopass Technology, Inc v Sidense Corporation No 2013-1193. Washington, DC: Court of Appeals for the Federal Circuit. Court of Appeals for the Federal Circuit. (2013, December 26). Kilopass Technology, Inc v Sidense Corporation No 2013-1193. Washington, DC: Court of Appeals for the Federal Circuit.
Zurück zum Zitat Kim, J., Kim, D.-H., Jin, L., Ha, P.-B., & Kim, Y.-H. (2011). Design of 1-Kb eFuse OTP memory IP with reliability considered. Journal of Semiconductor Technology and Science, 11, 88–94.CrossRef Kim, J., Kim, D.-H., Jin, L., Ha, P.-B., & Kim, Y.-H. (2011). Design of 1-Kb eFuse OTP memory IP with reliability considered. Journal of Semiconductor Technology and Science, 11, 88–94.CrossRef
Zurück zum Zitat Kulkarni, S., Chen, Z., Srinivasan, B., Pedersen, B., Bhattacharya, U., & Zhang, K. (2015). Low-voltage metal-fuse technology featuring a 1.6V-programmable 1T1R bit cell with an integrated 1V charge pump in 22nm tri-gate process. In VLSI Technology Symposium (pp. 174–175). IEEE. Kulkarni, S., Chen, Z., Srinivasan, B., Pedersen, B., Bhattacharya, U., & Zhang, K. (2015). Low-voltage metal-fuse technology featuring a 1.6V-programmable 1T1R bit cell with an integrated 1V charge pump in 22nm tri-gate process. In VLSI Technology Symposium (pp. 174–175). IEEE.
Zurück zum Zitat Kulkarni, S., Pae, S., Chen, Z., Hafez, W., Pedersen, B., Rahman, A., et al. (2012). A 32nm high-k and metal-gate anti-fuse array featuring a 1.01μm2 1T1C bit cell. In VLSI Technology Symposium (pp. 79–80). IEEE. Kulkarni, S., Pae, S., Chen, Z., Hafez, W., Pedersen, B., Rahman, A., et al. (2012). A 32nm high-k and metal-gate anti-fuse array featuring a 1.01μm2 1T1C bit cell. In VLSI Technology Symposium (pp. 79–80). IEEE.
Zurück zum Zitat Kurjanowicz, W. (2008). Split-channel antifuse array architecture. US Patent 7,402,855. Kurjanowicz, W. (2008). Split-channel antifuse array architecture. US Patent 7,402,855.
Zurück zum Zitat Kurjanowicz, W., & Smith, S. (2012). High speed OTP sensing scheme. US Patent 8,130,532. Kurjanowicz, W., & Smith, S. (2012). High speed OTP sensing scheme. US Patent 8,130,532.
Zurück zum Zitat Lee, H., Woo, S., Chen, H., Shen, R., Wang, C., Hsia, L., et al. (2006). NeoFlash—True logic single poly flash memory technology. In IEEE Non-volatile Semiconductor Memory Workshop (pp. 15–16). Monterey, CA: IEEE. Lee, H., Woo, S., Chen, H., Shen, R., Wang, C., Hsia, L., et al. (2006). NeoFlash—True logic single poly flash memory technology. In IEEE Non-volatile Semiconductor Memory Workshop (pp. 15–16). Monterey, CA: IEEE.
Zurück zum Zitat Peng, J., Rosendale, G., Fliesler, M., Fong, D., Wang, J., Ng, C., et al. (2006). A novel embedded OTP NVM using standard foundry CMOS logic technology. In IEEE Non-volatile Semiconductor Memory Workshop (pp. 24–26). Monterey: IEEE. Peng, J., Rosendale, G., Fliesler, M., Fong, D., Wang, J., Ng, C., et al. (2006). A novel embedded OTP NVM using standard foundry CMOS logic technology. In IEEE Non-volatile Semiconductor Memory Workshop (pp. 24–26). Monterey: IEEE.
Zurück zum Zitat Rohrer, N., Lichtenau, C., Sandon, P. A., Kartschoke, P., Cohen, E., Canada, M. G., et al. (2005). A 64-bit microprocessor in 130-nm and 90-nm technologies with power management features. IEEE Journal of Solid State Circuits, 40, 19–27.CrossRef Rohrer, N., Lichtenau, C., Sandon, P. A., Kartschoke, P., Cohen, E., Canada, M. G., et al. (2005). A 64-bit microprocessor in 130-nm and 90-nm technologies with power management features. IEEE Journal of Solid State Circuits, 40, 19–27.CrossRef
Zurück zum Zitat Tonti, W., Fifield, J., Higgins, J., Guthrie, W., Berry, W., & Narayan, C. (2003). 2003 I.E. International Integrated Reliability Workshop Final Report (pp. 36–40). IEEE. Tonti, W., Fifield, J., Higgins, J., Guthrie, W., Berry, W., & Narayan, C. (2003). 2003 I.E. International Integrated Reliability Workshop Final Report (pp. 36–40). IEEE.
Zurück zum Zitat Wang, S.-Y., & Yu, T.-L. (2003). Low programming voltage anti-fuse structure. US Patent 6,580,145. Wang, S.-Y., & Yu, T.-L. (2003). Low programming voltage anti-fuse structure. US Patent 6,580,145.
Metadaten
Titel
One-Time Programmable Memories in Logic Processes
verfasst von
Yanjun Ma
Edwin Kan
Copyright-Jahr
2017
DOI
https://doi.org/10.1007/978-3-319-48339-9_9

Neuer Inhalt