Skip to main content

2018 | OriginalPaper | Buchkapitel

Performance and Energy Analysis of Scientific Workloads Executing on LPSoCs

verfasst von : Anish Varghese, Joshua Milthorpe, Alistair P. Rendell

Erschienen in: Parallel Processing and Applied Mathematics

Verlag: Springer International Publishing

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Low-power system-on-chip (LPSoC) processors provide an interesting alternative as building blocks for future HPC systems due to their high energy efficiency. However, understanding their performance-energy trade-offs and minimizing the energy-to-solution for an application running across the heterogeneous devices of an LPSoC remains a challenge. In this paper, we describe our methodology for developing an energy model which may be used to predict the energy usage of application code executing on an LPSoC system under different frequency settings. For this paper, we focus only on the CPU. Performance and energy measurements are presented for different types of workloads on the NVIDIA Tegra TK1 and Tegra TX1 systems at varying frequencies. From these results, we provide insights on how to develop a model to predict energy usage at different frequencies for general workloads.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Bertran, R., Gonzelez, M., Martorell, X., Navarro, N., Ayguade, E.: A systematic methodology to generate decomposable and responsive power models for CMPs. IEEE Trans. Comput. 62(7), 1289–1302 (2013)MathSciNetCrossRefMATH Bertran, R., Gonzelez, M., Martorell, X., Navarro, N., Ayguade, E.: A systematic methodology to generate decomposable and responsive power models for CMPs. IEEE Trans. Comput. 62(7), 1289–1302 (2013)MathSciNetCrossRefMATH
2.
Zurück zum Zitat Bircher, W.L., John, L.K.: Complete system power estimation using processor performance events. IEEE Trans. Comput. 27(11), 563–577 (2015)MathSciNetMATH Bircher, W.L., John, L.K.: Complete system power estimation using processor performance events. IEEE Trans. Comput. 27(11), 563–577 (2015)MathSciNetMATH
3.
Zurück zum Zitat Chen, X., Xu, C., Dick, R.P., Mao, Z.M.: Performance and power modeling in a multi-programmed multi-core environment. In: ACM/IEEE Design Automation Conference (DAC) (2010) Chen, X., Xu, C., Dick, R.P., Mao, Z.M.: Performance and power modeling in a multi-programmed multi-core environment. In: ACM/IEEE Design Automation Conference (DAC) (2010)
4.
Zurück zum Zitat Choi, J., Dukhan, M., Liu, X., Vuduc, R.: Algorithmic time, energy, and power on candidate HPC compute building blocks. In: Proceedings of International Parallel and Distributed Processing Symposium (IPDPS) (2014) Choi, J., Dukhan, M., Liu, X., Vuduc, R.: Algorithmic time, energy, and power on candidate HPC compute building blocks. In: Proceedings of International Parallel and Distributed Processing Symposium (IPDPS) (2014)
5.
Zurück zum Zitat Choi, J.W., Bedard, D., Fowler, R., Vuduc, R.: A roofline model of energy. In: Proceedings of International Parallel and Distributed Processing Symposium (IPDPS) (2013) Choi, J.W., Bedard, D., Fowler, R., Vuduc, R.: A roofline model of energy. In: Proceedings of International Parallel and Distributed Processing Symposium (IPDPS) (2013)
7.
Zurück zum Zitat Ge, R., Feng, X., Burtscher, M., Zong, Z.: Performance and energy modeling for cooperative hybrid computing. In: Proceedings of IEEE International Conference on Networking, Architecture, and Storage (NAS) (2014) Ge, R., Feng, X., Burtscher, M., Zong, Z.: Performance and energy modeling for cooperative hybrid computing. In: Proceedings of IEEE International Conference on Networking, Architecture, and Storage (NAS) (2014)
8.
Zurück zum Zitat Isci, C., Martonosi, M.: Runtime power monitoring in high-end processors: methodology and empirical data. In: Proceedings of Annual International Symposium on Microarchitecture (MICRO) (2003) Isci, C., Martonosi, M.: Runtime power monitoring in high-end processors: methodology and empirical data. In: Proceedings of Annual International Symposium on Microarchitecture (MICRO) (2003)
9.
Zurück zum Zitat Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), vol. 1, no. 1 (1998) Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: Proceedings of International Symposium on Low Power Electronics and Design (ISLPED), vol. 1, no. 1 (1998)
10.
Zurück zum Zitat Kogge, P., Bergman, K., Borkar, S., Campbell, D., Carlson, W., Dally, W., Denneau, M., Franzon, P., Harrod, W., Hill, K., Hiller, J., et al.: Exascale computing study: technology challenges in achieving exascale systems. Technical report TR-2008-13, DARPA (2008) Kogge, P., Bergman, K., Borkar, S., Campbell, D., Carlson, W., Dally, W., Denneau, M., Franzon, P., Harrod, W., Hill, K., Hiller, J., et al.: Exascale computing study: technology challenges in achieving exascale systems. Technical report TR-2008-13, DARPA (2008)
11.
Zurück zum Zitat Lang, J., Rünger, G.: An execution time and energy model for an energy-aware execution of a conjugate gradient method with CPU/GPU collaboration. J. Parallel Distrib. Comput. 74(9), 2884–2897 (2014)CrossRef Lang, J., Rünger, G.: An execution time and energy model for an energy-aware execution of a conjugate gradient method with CPU/GPU collaboration. J. Parallel Distrib. Comput. 74(9), 2884–2897 (2014)CrossRef
12.
Zurück zum Zitat Mitra, G., Haigh, A., Varghese, A., Angove, L., Rendell, A.P.: Split wisely: When work partitioning is energy-optimal on heterogeneous hardware. In: Proceedings of International Conference on High Performance Computing and Communications (HPCC) (2016) Mitra, G., Haigh, A., Varghese, A., Angove, L., Rendell, A.P.: Split wisely: When work partitioning is energy-optimal on heterogeneous hardware. In: Proceedings of International Conference on High Performance Computing and Communications (HPCC) (2016)
13.
Zurück zum Zitat Möbius, C., Dargie, W., Schill, A.: Power consumption estimation models for processors, virtual machines, and servers. IEEE Trans. Parallel Distrib. Syst. 25(6), 1600–1614 (2014)CrossRef Möbius, C., Dargie, W., Schill, A.: Power consumption estimation models for processors, virtual machines, and servers. IEEE Trans. Parallel Distrib. Syst. 25(6), 1600–1614 (2014)CrossRef
14.
Zurück zum Zitat Nikl, V., Hradecky, M., Keleceni, J., Jaros, J.: The investigation of the ARMv7 and intel Haswell architectures suitability for performance and energy-aware computing. In: Kunkel, J.M., Yokota, R., Balaji, P., Keyes, D. (eds.) ISC 2017. LNCS, vol. 10266, pp. 377–393. Springer, Cham (2017). https://doi.org/10.1007/978-3-319-58667-0_20 CrossRef Nikl, V., Hradecky, M., Keleceni, J., Jaros, J.: The investigation of the ARMv7 and intel Haswell architectures suitability for performance and energy-aware computing. In: Kunkel, J.M., Yokota, R., Balaji, P., Keyes, D. (eds.) ISC 2017. LNCS, vol. 10266, pp. 377–393. Springer, Cham (2017). https://​doi.​org/​10.​1007/​978-3-319-58667-0_​20 CrossRef
15.
Zurück zum Zitat Rajovic, N., Carpenter, P.M., Gelado, I., Puzovic, N., Ramirez, A., Valero, M.: Supercomputing with commodity CPUs: Are mobile SoCs ready for HPC? In: Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis (SC). ACM (2013) Rajovic, N., Carpenter, P.M., Gelado, I., Puzovic, N., Ramirez, A., Valero, M.: Supercomputing with commodity CPUs: Are mobile SoCs ready for HPC? In: Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis (SC). ACM (2013)
16.
Zurück zum Zitat Rajovic, N., Rico, A., Puzovic, N., Adeniyi-Jones, C., Ramirez, A.: Tibidabo: Making the case for an ARM-based HPC system. Future Gener. Comput. Syst. 36, 322–334 (2014)CrossRef Rajovic, N., Rico, A., Puzovic, N., Adeniyi-Jones, C., Ramirez, A.: Tibidabo: Making the case for an ARM-based HPC system. Future Gener. Comput. Syst. 36, 322–334 (2014)CrossRef
17.
Zurück zum Zitat Rizvandi, N.B., Zomaya, A.Y., Lee, Y.C., Boloori, A.J., Taheri, J.: Multiple frequency selection in DVFS-enabled processors to minimize energy consumption. In: Energy-Efficient Distributed Computing Systems, pp. 443–463 (2012) Rizvandi, N.B., Zomaya, A.Y., Lee, Y.C., Boloori, A.J., Taheri, J.: Multiple frequency selection in DVFS-enabled processors to minimize energy consumption. In: Energy-Efficient Distributed Computing Systems, pp. 443–463 (2012)
18.
Zurück zum Zitat Singh, K., Bhadauria, M., McKee, S.A.: Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Comput. Archit. News 37(2), 46 (2009)CrossRef Singh, K., Bhadauria, M., McKee, S.A.: Real time power estimation and thread scheduling via performance counters. ACM SIGARCH Comput. Archit. News 37(2), 46 (2009)CrossRef
Metadaten
Titel
Performance and Energy Analysis of Scientific Workloads Executing on LPSoCs
verfasst von
Anish Varghese
Joshua Milthorpe
Alistair P. Rendell
Copyright-Jahr
2018
DOI
https://doi.org/10.1007/978-3-319-78054-2_11