Skip to main content
Erschienen in: Design Automation for Embedded Systems 1-2/2015

01.03.2015

Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML MARTE

verfasst von: Calin Glitia, Julien DeAntoni, Frédéric Mallet, Jean-Vivien Millo, Pierre Boulet, Abdoulaye Gamatié

Erschienen in: Design Automation for Embedded Systems | Ausgabe 1-2/2015

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Process networks and data-flow graphs are used to capture data-dependencies in computation-intensive embedded systems. Their simplicity allows the computation of static schedules that reduce the dynamic overhead and increase predictability. The resulting schedule is a total ordering of actor computations and communications. It can therefore become an over-specification of the initial system when several schedules are valid. This is particularly the case for multidimensional data-flow applications. We propose a methodology to avoid such an over-specification. We propose to use logical time to capture explicitly all the valid schedules for a given multi-dimensional data-flow model. Then, we show that the proposed approach allows for a progressive and explicit refinement of computation scheduling that also captures constraints imposed by the environment and the execution platform. All this is achieved by using uml marte concepts and the resulting models can be considered for simulation and analysis with existing tools for early design validation. The whole approach is validated on a typical application devoted to radar signal processing.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Fußnoten
2
The instance of the repeated part whose coordinate into the repetition space is 0 on each dimension.
 
3
The shape of a port gives the size of the matrix going through the port.
 
4
Here again, the keyword shape is used. When it is attached to an elementary task, shape denotes the repetition space.
 
7
Let us note that we do not model here the failed attempts to capture the resource but only the successful ones.
 
8
Throughout this last section, figures are screen captures of actual uml models.
 
11
This red rectangle has been superimposed for the discussion. timesquare can only display groups of ticks of the same clock (in green).
 
Literatur
1.
Zurück zum Zitat Abdallah A, Gamatié A, Dekeyser JL (2010) Correct and energy-efficient design of socs: the h.264 encoder case study. In: International symposium on system on chip (SoC), pp 115–120 Abdallah A, Gamatié A, Dekeyser JL (2010) Correct and energy-efficient design of socs: the h.264 encoder case study. In: International symposium on system on chip (SoC), pp 115–120
2.
Zurück zum Zitat Alfaro L, Henzinger TA (2001) Interface theories for component-based design. In: Henzinger TA, Kirsch CM (eds) Embedded software, Lecture notes in computer science, vol 2211. Springer, Berlin, pp 148–165 Alfaro L, Henzinger TA (2001) Interface theories for component-based design. In: Henzinger TA, Kirsch CM (eds) Embedded software, Lecture notes in computer science, vol 2211. Springer, Berlin, pp 148–165
4.
Zurück zum Zitat Benveniste A, Le Guernic P, Jacquemot C (1991) Synchronous programming with events and relations: the SIGNAL language and its semantics. Sci Comput Program 16(2):103–149MATHCrossRef Benveniste A, Le Guernic P, Jacquemot C (1991) Synchronous programming with events and relations: the SIGNAL language and its semantics. Sci Comput Program 16(2):103–149MATHCrossRef
5.
Zurück zum Zitat Berry G (2000) The foundations of Esterel. In: Plotkin G, Stirling CP, Tofte M (eds) Proof, language and interaction: essays in honour of Robin Milner. MIT Press, Cambridge, pp 425–454 Berry G (2000) The foundations of Esterel. In: Plotkin G, Stirling CP, Tofte M (eds) Proof, language and interaction: essays in honour of Robin Milner. MIT Press, Cambridge, pp 425–454
6.
Zurück zum Zitat Boulet P, Marquet P, Piel E, Taillard J (2007) Repetitive allocation modeling with MARTE. In: Forum on specification and design languages (FDL’07). Barcelona, Spain Boulet P, Marquet P, Piel E, Taillard J (2007) Repetitive allocation modeling with MARTE. In: Forum on specification and design languages (FDL’07). Barcelona, Spain
7.
Zurück zum Zitat Boussinot F, De Simone R (2002) The ESTEREL language. Proc IEEE 79(9):1293–1304CrossRef Boussinot F, De Simone R (2002) The ESTEREL language. Proc IEEE 79(9):1293–1304CrossRef
8.
Zurück zum Zitat Dumont P (2005) Spécification multidimensionnelle pour le traitement du signal systmatique. PhD thesis Dumont P (2005) Spécification multidimensionnelle pour le traitement du signal systmatique. PhD thesis
9.
Zurück zum Zitat Falk J, Keinert J, Haubelt C, Teich J, Zebelein C (2010) Integrated modeling using finite state machines and dataflow graphs. In: Bhattacharyya SS, Deprettere EF, Leupers R, Takala J(eds) Handbook of signal processing systems. Springer, US, pp 1041–1075. doi:10.1007/978-1-4419-6345-1_36 Falk J, Keinert J, Haubelt C, Teich J, Zebelein C (2010) Integrated modeling using finite state machines and dataflow graphs. In: Bhattacharyya SS, Deprettere EF, Leupers R, Takala J(eds) Handbook of signal processing systems. Springer, US, pp 1041–1075. doi:10.​1007/​978-1-4419-6345-1_​36
10.
Zurück zum Zitat Feautrier P (1996) Automatic parallelization in the polytope model. In: Perrin GR, Darte A (eds) The data parallel programming model, Lecture notes in computer science, vol 1132. Springer, Berlin, pp 79–103 Feautrier P (1996) Automatic parallelization in the polytope model. In: Perrin GR, Darte A (eds) The data parallel programming model, Lecture notes in computer science, vol 1132. Springer, Berlin, pp 79–103
11.
Zurück zum Zitat Fidge C (2002) Logical time in distributed computing systems. Computer 24(8):28–33CrossRef Fidge C (2002) Logical time in distributed computing systems. Computer 24(8):28–33CrossRef
12.
Zurück zum Zitat Peraldi Frati MA, Deantoni J (2011) Scheduling multi clock real time systems: from requirements to implementation. In: IEEE international symposium on object/component/service-oriented real-time distributed computing, pp 50–57. IEEE Computer Society Peraldi Frati MA, Deantoni J (2011) Scheduling multi clock real time systems: from requirements to implementation. In: IEEE international symposium on object/component/service-oriented real-time distributed computing, pp 50–57. IEEE Computer Society
13.
Zurück zum Zitat Gamatié A (2011) Specification of data intensive applications with data dependency and abstract clocks. In: Furht B, Escalante A (eds) Handbook of data intensive computing. Springer, New York, pp 323–348. doi:10.1007/978-1-4614-1415-5_12 Gamatié A (2011) Specification of data intensive applications with data dependency and abstract clocks. In: Furht B, Escalante A (eds) Handbook of data intensive computing. Springer, New York, pp 323–348. doi:10.​1007/​978-1-4614-1415-5_​12
14.
Zurück zum Zitat Gamatié A, Beux SL, Piel É, Atitallah RB, Etien A, Marquet P, Dekeyser JL (2011) A model-driven design framework for massively parallel embedded systems. ACM Trans Embed Comput Syst 10(4):39CrossRef Gamatié A, Beux SL, Piel É, Atitallah RB, Etien A, Marquet P, Dekeyser JL (2011) A model-driven design framework for massively parallel embedded systems. ACM Trans Embed Comput Syst 10(4):39CrossRef
15.
Zurück zum Zitat Gascon R, Mallet F, DeAntoni J (2011) Logical time and temporal logics: comparing UML MARTE/CCSL and PSL. In: Combi C, Leucker M, Wolter F (eds) 18th interantional symposium on temporal representation and reasoning, TIME. IEEE, Lübeck, pp 141–148 Gascon R, Mallet F, DeAntoni J (2011) Logical time and temporal logics: comparing UML MARTE/CCSL and PSL. In: Combi C, Leucker M, Wolter F (eds) 18th interantional symposium on temporal representation and reasoning, TIME. IEEE, Lübeck, pp 141–148
16.
Zurück zum Zitat Glitia C (2009) Optimisation des applications de traitement systmatique intensives sur systems-on-chip. PhD thesis, Université Lille 1, Sciences et Technologies Glitia C (2009) Optimisation des applications de traitement systmatique intensives sur systems-on-chip. PhD thesis, Université Lille 1, Sciences et Technologies
17.
Zurück zum Zitat Glitia C, Boulet P (2008) High level loop transformations for multidimensional signal processing embedded applications. In: SAMOS 2008 workshop. Samos, Greece Glitia C, Boulet P (2008) High level loop transformations for multidimensional signal processing embedded applications. In: SAMOS 2008 workshop. Samos, Greece
18.
Zurück zum Zitat Glitia C, Boulet P, Lenormand E, Barreteau M (2011) Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications. J Syst Archit 57(9):815–829CrossRef Glitia C, Boulet P, Lenormand E, Barreteau M (2011) Repetitive model refactoring strategy for the design space exploration of intensive signal processing applications. J Syst Archit 57(9):815–829CrossRef
19.
Zurück zum Zitat Glitia C, DeAntoni J, Mallet F (2010) System specification and design languages. In: Kazmierski TJ, Morawiec A (eds) Logical time @ work: capturing data dependencies and platform constraints, chap 14. Lecture notes in electrical engineering, vol. 106. Springer, New York, pp. 223–238 Glitia C, DeAntoni J, Mallet F (2010) System specification and design languages. In: Kazmierski TJ, Morawiec A (eds) Logical time @ work: capturing data dependencies and platform constraints, chap 14. Lecture notes in electrical engineering, vol. 106. Springer, New York, pp. 223–238
20.
Zurück zum Zitat Glitia C, Dumont P, Boulet P (2010) Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing. Multidimens Syst Signal Process 21(2):105–131MATHMathSciNetCrossRef Glitia C, Dumont P, Boulet P (2010) Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing. Multidimens Syst Signal Process 21(2):105–131MATHMathSciNetCrossRef
21.
Zurück zum Zitat Kahn G (1974) The semantics of a simple language for parallel programming. In: Information processing, pp 471–475 Kahn G (1974) The semantics of a simple language for parallel programming. In: Information processing, pp 471–475
22.
Zurück zum Zitat Lamport L (1978) Time, clocks, and the ordering of events in a distributed system. Commun ACM 21(7):558–565MATHCrossRef Lamport L (1978) Time, clocks, and the ordering of events in a distributed system. Commun ACM 21(7):558–565MATHCrossRef
23.
Zurück zum Zitat Lee EA (1993) Mulitdimensional streams rooted in dataflow. In: Architectures and compilation techniques for fine and medium grain parallelism, pp 295–306 Lee EA (1993) Mulitdimensional streams rooted in dataflow. In: Architectures and compilation techniques for fine and medium grain parallelism, pp 295–306
24.
Zurück zum Zitat Lee EA, Messerschmitt DG (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245CrossRef Lee EA, Messerschmitt DG (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245CrossRef
25.
Zurück zum Zitat Object Management Group (2009) OMG: UML profile for MARTE, v1.0. Document number: formal/09-11-02 Object Management Group (2009) OMG: UML profile for MARTE, v1.0. Document number: formal/09-11-02
26.
Zurück zum Zitat Object Management Group (2009) OMG: UML superstructure, v2.2. Formal/2009-02-02 Object Management Group (2009) OMG: UML superstructure, v2.2. Formal/2009-02-02
27.
Zurück zum Zitat Soula J (2001) Principe de compilation d’un langage de traitement de signal. PhD thesis Soula J (2001) Principe de compilation d’un langage de traitement de signal. PhD thesis
28.
Zurück zum Zitat Yin L, Mallet F, Liu J (2011) Verification of MARTE/CCSL time requirements in Promela/SPIN. In: 16th IEEE interantional conference on engineering of complex computer systems, ICECCS, pp 65–74 Yin L, Mallet F, Liu J (2011) Verification of MARTE/CCSL time requirements in Promela/SPIN. In: 16th IEEE interantional conference on engineering of complex computer systems, ICECCS, pp 65–74
29.
Zurück zum Zitat Yu H, Talpin JP, Besnard L, Gautier T, Marchand H, Guernic PL (2011) Polychronous controller synthesis from MARTE CCSL timing specifications. In: Singh S, Jobstmann B, Kishinevsky M, Brandt J (eds) MEMOCODE, pp 21–30. IEEE Yu H, Talpin JP, Besnard L, Gautier T, Marchand H, Guernic PL (2011) Polychronous controller synthesis from MARTE CCSL timing specifications. In: Singh S, Jobstmann B, Kishinevsky M, Brandt J (eds) MEMOCODE, pp 21–30. IEEE
Metadaten
Titel
Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML MARTE
verfasst von
Calin Glitia
Julien DeAntoni
Frédéric Mallet
Jean-Vivien Millo
Pierre Boulet
Abdoulaye Gamatié
Publikationsdatum
01.03.2015
Verlag
Springer US
Erschienen in
Design Automation for Embedded Systems / Ausgabe 1-2/2015
Print ISSN: 0929-5585
Elektronische ISSN: 1572-8080
DOI
https://doi.org/10.1007/s10617-014-9140-y

Weitere Artikel der Ausgabe 1-2/2015

Design Automation for Embedded Systems 1-2/2015 Zur Ausgabe