Skip to main content

2001 | OriginalPaper | Buchkapitel

Reliability of Die-Level Interconnections

verfasst von : Giulio DiGiacomo, Jasvir S. Jaspal

Erschienen in: Area Array Interconnection Handbook

Verlag: Springer US

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

At the die level, solder interconnections can fail by a number of failure mechanisms if the stress conditions are severe; i.e., fatigue, corrosion, metal migration, electromigration, creep, and thermomigration. Under normal field conditions, non-encapsulated open-array flip chip solder joints attached to alumina chip carriers exhibit the best reliability in the field among all interconnect methods. This, of course, is the result of following established design rules, process parameters and having a firm understanding of the reliability factors associated with flip chip interconnects. Many of these reliability factors are discussed in this chapter. It is necessary to establish an accelerated test capability so that a relatively long life in the field can be predicted on the basis of short term tests. The validity of the tests is achieved by verifying established semi-empirical models and characteristic parameters, and then are employed to predict the field life of joints.

Metadaten
Titel
Reliability of Die-Level Interconnections
verfasst von
Giulio DiGiacomo
Jasvir S. Jaspal
Copyright-Jahr
2001
Verlag
Springer US
DOI
https://doi.org/10.1007/978-1-4615-1389-6_13

Neuer Inhalt