Skip to main content
Erschienen in:
Buchtitelbild

2015 | OriginalPaper | Buchkapitel

1. Research and Development History of Three-Dimensional Integration Technology

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The first chapter of the book introduces research and development history of three-dimensional (3D) integration technology. Concept of through-Si via (TSV) is old but the industrialization of 3D integration technology was leaded by 3D packaging technology first. 3D integration technology development using TSV have been conducted word wide since around 2000. This chapter describes the 3D technology development history from the beginning through 2012.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Moore GE (1965) Cramming more components onto integrated circuits. Electronics 38(8):19 Moore GE (1965) Cramming more components onto integrated circuits. Electronics 38(8):19
2.
Zurück zum Zitat Dennard RH et al (1974) Design of ion-implanted MOSFETs with very small physical dimension. IEEE J Solid-State Circuits 9(5):256–268.CrossRef Dennard RH et al (1974) Design of ion-implanted MOSFETs with very small physical dimension. IEEE J Solid-State Circuits 9(5):256–268.CrossRef
3.
Zurück zum Zitat International Technology Roadmap for Semiconductors 2007 Edition, Executive Summary Interconnect International Technology Roadmap for Semiconductors 2007 Edition, Executive Summary Interconnect
4.
Zurück zum Zitat Garrou P (2007) Perspectives from the leading edge. The SIA meeting in NYC, mid Sept Garrou P (2007) Perspectives from the leading edge. The SIA meeting in NYC, mid Sept
5.
Zurück zum Zitat Kada M (2005) Presentation slide toward the 3D-SiP era. SEMICON Japan Kada M (2005) Presentation slide toward the 3D-SiP era. SEMICON Japan
6.
Zurück zum Zitat Kada M (2012) Presentation slide 3D-integrated circuits technologies—the history and future. ISSM Tokyo Kada M (2012) Presentation slide 3D-integrated circuits technologies—the history and future. ISSM Tokyo
7.
Zurück zum Zitat Kada M (1999) Stacked CSP/a solution for system LSI. Chip Scale International Technical Symposium Semicon West, B1-B7, Sept13 Kada M (1999) Stacked CSP/a solution for system LSI. Chip Scale International Technical Symposium Semicon West, B1-B7, Sept13
10.
Zurück zum Zitat Yoshida A (2013) Presentation slide bump & ball interconnect technology update. ICSJ 2013 Nov Yoshida A (2013) Presentation slide bump & ball interconnect technology update. ICSJ 2013 Nov
12.
Zurück zum Zitat Niitsu K, Kuroda T (2010) An inductive-coupling inter-chip link for high-performance and low-power 3D system integration. Solid-State Circuits Technologies, ISBN: 978-953-307-045-2, INTECH, pp 281–306, Jan Niitsu K, Kuroda T (2010) An inductive-coupling inter-chip link for high-performance and low-power 3D system integration. Solid-State Circuits Technologies, ISBN: 978-953-307-045-2, INTECH, pp 281–306, Jan
13.
Zurück zum Zitat International Business Machines Corporation (1969) US Patent US3648131 Hourglass-shaped conductive connection through semiconductor structures. Filed: Nov 7 1969 International Business Machines Corporation (1969) US Patent US3648131 Hourglass-shaped conductive connection through semiconductor structures. Filed: Nov 7 1969
16.
Zurück zum Zitat Kada M (2010) Prospect for development on 3D-integration technology and development of functionally innovative 3d-integrated circuit (dream chip) technology. 16th symposium on microjoining and assembly technology in electronics, P5-P12, Feb, (in Japanese) Kada M (2010) Prospect for development on 3D-integration technology and development of functionally innovative 3d-integrated circuit (dream chip) technology. 16th symposium on microjoining and assembly technology in electronics, P5-P12, Feb, (in Japanese)
17.
Zurück zum Zitat Kada M (2014) R&D overview of 3D integration technology using TSV worldwide and in Japan. 2014 ECS and SMEQ joint international meeting (Oct 5–10) Kada M (2014) R&D overview of 3D integration technology using TSV worldwide and in Japan. 2014 ECS and SMEQ joint international meeting (Oct 5–10)
18.
Zurück zum Zitat Research & Development Association for Future Electron Devices (FED) Overview Report of R&D Result Spillover Effects and Prospect 3D Circuit Element R&D Project. 1981F-1990F (in Japanese) Research & Development Association for Future Electron Devices (FED) Overview Report of R&D Result Spillover Effects and Prospect 3D Circuit Element R&D Project. 1981F-1990F (in Japanese)
19.
Zurück zum Zitat Electronics and Information Technology Development Department (2004) Super high density electronic system integration technology. NEDO report of project assessment, Sept 30 (in Japanese) Electronics and Information Technology Development Department (2004) Super high density electronic system integration technology. NEDO report of project assessment, Sept 30 (in Japanese)
21.
Zurück zum Zitat Kada M (2009) Development on functionally innovative 3D-integrated circuit (dream chip) technology. 3D system integration conference Kada M (2009) Development on functionally innovative 3D-integrated circuit (dream chip) technology. 3D system integration conference
22.
Zurück zum Zitat Kada M (2009) Highly performance TSV is pursued towards “dream chip”, simulator, peripheral technology, such as proving technology, are also developed. The semiconductor technology yearbook, Nikkei BP (in Japanese) Kada M (2009) Highly performance TSV is pursued towards “dream chip”, simulator, peripheral technology, such as proving technology, are also developed. The semiconductor technology yearbook, Nikkei BP (in Japanese)
23.
Zurück zum Zitat ASET (2009) R&D result of “dream chip project” ASET annual symposium 2010 (in Japanese) ASET (2009) R&D result of “dream chip project” ASET annual symposium 2010 (in Japanese)
26.
Zurück zum Zitat Electronic Journal (2009) Sept, pp 28–29 (in Japanese) Electronic Journal (2009) Sept, pp 28–29 (in Japanese)
3.
Zurück zum Zitat Keast C et al (2009) Presentation slide A SOI-based wafer-scale 3-D circuit integration technology. 3D architectures for semiconductor integration and packaging, Dec 11 Keast C et al (2009) Presentation slide A SOI-based wafer-scale 3-D circuit integration technology. 3D architectures for semiconductor integration and packaging, Dec 11
37.
Zurück zum Zitat Ramm P et al (2010) Presentation slide, welcome to the IEEE international 3D system integration conference (3DIC). Munich, Nov 16–18 Ramm P et al (2010) Presentation slide, welcome to the IEEE international 3D system integration conference (3DIC). Munich, Nov 16–18
48.
Zurück zum Zitat CEA Leti (2011) Press release CEA-Leti Ramps up 300 mm line dedicated to 3D-integration applications. Accessed 18 Apr 2014 CEA Leti (2011) Press release CEA-Leti Ramps up 300 mm line dedicated to 3D-integration applications. Accessed 18 Apr 2014
49.
Zurück zum Zitat CEA Leti (2012) Press release CEA-Leti launches open 3D™ initiative. Accessed 18 April 2014 CEA Leti (2012) Press release CEA-Leti launches open 3D™ initiative. Accessed 18 April 2014
52.
Zurück zum Zitat Kim G (2009) Presentation slide TSV based 3D technologies in Korea. TSV technology conference, NIKKEI MICRODEVICES, 2009-04-16 Kim G (2009) Presentation slide TSV based 3D technologies in Korea. TSV technology conference, NIKKEI MICRODEVICES, 2009-04-16
65.
Zurück zum Zitat JEDEC (2011) STANDAD JESD229 wide I/O single data rate (Wide I/O SDR) wide I/O single data rate. December JEDEC (2011) STANDAD JESD229 wide I/O single data rate (Wide I/O SDR) wide I/O single data rate. December
Metadaten
Titel
Research and Development History of Three-Dimensional Integration Technology
verfasst von
Morihiro Kada
Copyright-Jahr
2015
DOI
https://doi.org/10.1007/978-3-319-18675-7_1

Neuer Inhalt