

Time Line →	0	NT_s	$2NT_s$	$3NT_s$
EDMA Transfer	ADC->PING IN	PONG OUT->DAC	ADC->PONG IN	PING OUT->DAC
DSP Processes	IDLE	PING BUFF	IDLE	PONG BUFF