Skip to main content

2020 | OriginalPaper | Buchkapitel

Short Channel Effects (SCEs) Based Comparative Study of Double-Gate (DG) and Gate-All-Around (GAA) FinFET Structures for Nanoscale Applications

verfasst von : Vadthiya Narendar, Richa Parihar, Ashutosh Kumar Pandey

Erschienen in: Advances in VLSI, Communication, and Signal Processing

Verlag: Springer Singapore

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The FinFET device architecture is a leading contender in the field of electronic integrated circuits (ICs). A comparative study of double-gate (DG) and gate-all-around (GAA) FinFET structures on the ground of performance parameters like on-state current (ION), off-current (IOFF), subthreshold swing (SS), drain induced barrier lowering (DIBL) and threshold voltage (Vt) have been done. It has been found that GAA FinFETs are able to control the short channel effects (SCEs) more accurately over DG FinFETs when fin width to gate length ratio is properly optimized. Further, the comparison between rectangular and cylindrical channel GAA FinFETs has also done and found that cylindrical GAA FinFETs gives a better performance with respect to aforementioned parameters. All the numerical simulated results were performed on TCAD supported the stated findings.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Roldán, J.B., Godoy, A., Gámiz, F., Balaguer, M.: Modeling the centroid and the inversion charge in cylindrical surrounding gate MOSFETs, including quantum effects. IEEE Trans. Electron Devices 55, 411–416 (2008)CrossRef Roldán, J.B., Godoy, A., Gámiz, F., Balaguer, M.: Modeling the centroid and the inversion charge in cylindrical surrounding gate MOSFETs, including quantum effects. IEEE Trans. Electron Devices 55, 411–416 (2008)CrossRef
2.
Zurück zum Zitat Havaldar, D.S., Katti, G., DasGupta, N., DasGupta, A.: Subthreshold current model of FinFETs based on analytical solution of 3-D poisson’s equation. IEEE Trans. Electron Devices 53(4), 737–742 (2006)CrossRef Havaldar, D.S., Katti, G., DasGupta, N., DasGupta, A.: Subthreshold current model of FinFETs based on analytical solution of 3-D poisson’s equation. IEEE Trans. Electron Devices 53(4), 737–742 (2006)CrossRef
3.
Zurück zum Zitat Veeraraghavan, S., Fossum, J.G.: Short-channel effects in SO1 MOSFET’s. IEEE Trans. Electron Devices 36(3), 522–528 (1989)CrossRef Veeraraghavan, S., Fossum, J.G.: Short-channel effects in SO1 MOSFET’s. IEEE Trans. Electron Devices 36(3), 522–528 (1989)CrossRef
4.
Zurück zum Zitat Katti, G., DasGupta, N., DasGupta, A.: Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D poisson’s equation. IEEE Trans. Electron Devices 51(7), 1169–1177 (2004)CrossRef Katti, G., DasGupta, N., DasGupta, A.: Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D poisson’s equation. IEEE Trans. Electron Devices 51(7), 1169–1177 (2004)CrossRef
5.
Zurück zum Zitat Pei, G., Kedzierski, J., Oldiges, P., Ieong, M., Kan, E.C.-C.: FinFET design considerations based on 3-D simulation and analytical modeling. IEEE Trans. Electron Devices 49(8), 1411–1419 (2002)CrossRef Pei, G., Kedzierski, J., Oldiges, P., Ieong, M., Kan, E.C.-C.: FinFET design considerations based on 3-D simulation and analytical modeling. IEEE Trans. Electron Devices 49(8), 1411–1419 (2002)CrossRef
6.
Zurück zum Zitat Frank, D.J., Laux, S.E., Fischetti, M.V.: Monte Carlo simulation of 30 nm dual-gate MOSFET: how short can Si go?. IEDM Tech. Dig. 553–556 (1992) Frank, D.J., Laux, S.E., Fischetti, M.V.: Monte Carlo simulation of 30 nm dual-gate MOSFET: how short can Si go?. IEDM Tech. Dig. 553–556 (1992)
7.
Zurück zum Zitat Yan, R.-H., Ourmazd, A., Lee, K.F.: Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Trans. Electron Devices 39, 1704–1710 (1992)CrossRef Yan, R.-H., Ourmazd, A., Lee, K.F.: Scaling the Si MOSFET: from bulk to SOI to bulk. IEEE Trans. Electron Devices 39, 1704–1710 (1992)CrossRef
8.
Zurück zum Zitat Suzuki, K., Tanaka, T., Tasaka, Y., Horie, H., Arimoto, Y.: Scaling theory for double-gate SOI MOSFETs. IEEE Trans. Electron Devices 40, 2326–2329 (1993)CrossRef Suzuki, K., Tanaka, T., Tasaka, Y., Horie, H., Arimoto, Y.: Scaling theory for double-gate SOI MOSFETs. IEEE Trans. Electron Devices 40, 2326–2329 (1993)CrossRef
9.
Zurück zum Zitat Colinge, J.-P.: Multiple-gate SOI MOSFETs. Solid State Electron 48(6), 897–905 (2004)CrossRef Colinge, J.-P.: Multiple-gate SOI MOSFETs. Solid State Electron 48(6), 897–905 (2004)CrossRef
10.
Zurück zum Zitat Colinge, J.-P.: Novel gate concepts for MOS devices. In: Proceedings of the ESSDERC, Leuven, Belgium, pp. 45–49 (2004) Colinge, J.-P.: Novel gate concepts for MOS devices. In: Proceedings of the ESSDERC, Leuven, Belgium, pp. 45–49 (2004)
11.
Zurück zum Zitat Colinge, J.-P., Gao, M.H., Romano-Rodriguez, A., Maes, H., Claeys, C.: Silicon-on-insulator gate-all-around devices. In: IEDM Technical Digest, San Francisco, CA, pp. 595–598 (1990) Colinge, J.-P., Gao, M.H., Romano-Rodriguez, A., Maes, H., Claeys, C.: Silicon-on-insulator gate-all-around devices. In: IEDM Technical Digest, San Francisco, CA, pp. 595–598 (1990)
12.
Zurück zum Zitat Narendar, V., Mishra, R.A.: Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs). Superlattices Microstruct. 85, 357–369 (2015)CrossRef Narendar, V., Mishra, R.A.: Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs). Superlattices Microstruct. 85, 357–369 (2015)CrossRef
15.
Zurück zum Zitat Song, J.Y., Choi, W.Y., Park, J.H., Lee, J.D., Park, B.-G.: Design optimization of gate-all-around (GAA) MOSFETs. IEEE Trans. Electron Devices 5(3), 186–191 (2006) Song, J.Y., Choi, W.Y., Park, J.H., Lee, J.D., Park, B.-G.: Design optimization of gate-all-around (GAA) MOSFETs. IEEE Trans. Electron Devices 5(3), 186–191 (2006)
16.
Zurück zum Zitat Pott, V., Moselund, K.E., Bouvet, D., De Michielis, L., Ionescu, A.M.: Fabrication and characterization of gate-all-around silicon nanowires on bulk silicon. IEEE Trans. Electron Devices 7(6), 733–744 (2008)CrossRef Pott, V., Moselund, K.E., Bouvet, D., De Michielis, L., Ionescu, A.M.: Fabrication and characterization of gate-all-around silicon nanowires on bulk silicon. IEEE Trans. Electron Devices 7(6), 733–744 (2008)CrossRef
17.
Zurück zum Zitat Abd-Elhamid, H., Iñiguez, B., Roig, J.: Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate all around MOSFETs. IEEE Trans. Electron Devices 52(3), 572–579 (2007) Abd-Elhamid, H., Iñiguez, B., Roig, J.: Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate all around MOSFETs. IEEE Trans. Electron Devices 52(3), 572–579 (2007)
Metadaten
Titel
Short Channel Effects (SCEs) Based Comparative Study of Double-Gate (DG) and Gate-All-Around (GAA) FinFET Structures for Nanoscale Applications
verfasst von
Vadthiya Narendar
Richa Parihar
Ashutosh Kumar Pandey
Copyright-Jahr
2020
Verlag
Springer Singapore
DOI
https://doi.org/10.1007/978-981-32-9775-3_62

Neuer Inhalt