1990 | OriginalPaper | Buchkapitel
Yield Estimation and Prediction
verfasst von : Stephen W. Director, Wojciech Maly, Andrzej J. Strojwas
Erschienen in: VLSI Design for Manufacturing: Yield Enhancement
Verlag: Springer US
Enthalten in: Professional Book Archive
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Due to inherent fluctuations in any integrated circuit manufacturing process, the yield (which is nominally viewed as the ratio of the number of chips that perform correctly, i.e., meet all performance specifications, to the number of chips manufactured) is always less than 100%. As the complexity of VLSI chips increases, and the dimensions of VLSI devices decrease, the sensitivity of performance to process fluctuations increases, thus further reducing the manufacturing yield. Since profitability of a manufacturing process is directly related to yield, the search for computer-aided methods for maximizing yield through improved design methods and control of the manufacturing process has intensified dramatically.