Bruce W. Arden
Abstract
The development of microprocessors has suggested the design of distributed processing and multiprocessing computer architectures. A computer system design incorporating these ideas is proposed, along with its impact on memory management and process control aspects of the system's operating system. The key design feature is to identify system processes with microprocessors and interconnect them in a hierarchy constructed to minimize intercommunication requirements.
- 1 Baum, A. and D. Senzig, Hardware considerations in a microcomputer multiprocessing system. IEEE COMPCON, Feb. 1975, 27-30.Google Scholar
- 2 Burk, J.M. and J.E. Schoonover, Computer system maintainability at the Lawrence Livermore Laboratory. Proc. AFIPS FJCC, part I, 1972, 263-272.Google Scholar
- 3 Chen, R. C-H., Bus communication systems, Ph.D. Thesis, Carnegie-Mellon University, January 1974. Google ScholarDigital Library
- 4 Enslow, P., ed., Multiprocessors and Parallel Processing. Wiley, New York, 1974.Google Scholar
- 5 Fabry, R.S., Capability-based addressing, C. ACM, 17, 7, July 1974, 403-412. Google ScholarDigital Library
- 6 Farber, D., Data ring oriented computer networks, in Rustin, Randall, ed. Computer Networks, Prentice-Hall, Englewood Cliffs, N.J., 1972.Google Scholar
- 7 Gelenbe, E., P. Tiberio and J.C.A. Boekhorst. Page size in deman paging systems. Acta Informatica 3, l, 1973, 1-24.Google Scholar
- 8 Heart, F.E., S.M. Ornstein, W. R. Crowther, and W. Barker. A new minicomputer/multiprocessor for the ARPA network. Proceedings AFIPS NCC 42, 1973, 529-537.Google Scholar
- 9 Kleinrock, L. Queueing Systems, Vol. i: Theory, Wiley, New York, 1975. Google ScholarDigital Library
- 10 Liptay, J.S. The cache, IBM Sys. J. 7, 1, 1968, 15-21.Google ScholarDigital Library
- 11 Madnick, S. and T. Donovan. Operating Systems, McGraw-Hill, New York, 1974. Google ScholarDigital Library
- 12 Mason, P.H. The design of programs for asynchronous multiprocessors, technical report, Department of Computer Science, Carnegie-Mellon University, March 1975.Google Scholar
- 13 Newell, A. and G. Robertson. Some issues in programming multi-mini-processors, Technical Report, Department of Computer Science, Carnegie-Mellon University, January 1975.Google ScholarCross Ref
- 14 Organick, E.I. The Multics System: An Examination of Its Structure, MIT Press, Cambridge, Mass., 1972. Google ScholarDigital Library
- 15 Raphael, H.A. Distributed intelligence microcomputer design, IEEE COMPCON, February 1975, 21-26.Google Scholar
- 16 Ravindran, V.K. and T. Thomas. Characterization of multiple microprocessor networks, IEEE COMPCON, March 1973, 133-137.Google Scholar
- 17 Ritchie, D.M. and K. Thompson. The UNIX time-sharing system, C. ACM 17, 7, July 1974, 365-375. Google ScholarDigital Library
- 18 Roberts, L. and B. Wessler. Computer network development to achieve resource sharing, Proceedings AFIPS SJCC 36, 1970, 543-549.Google Scholar
- 19 Wensley, J.H. The impact of electronic disks on system architecture, Computer 8, 2, February 1975, 44-48.Google Scholar
- 20 Withington, F.G. Beyond 1984: a technology forecast. Datamation 21, 1, January 1975, 54-73.Google Scholar
- 21 Wulf, W.A. and C.G. Bell. C.mmp—a multi-mini processor, Proceedings AFIPS FJCC 41, 1972, 765-778.Google Scholar
- 22 Wulf, W., E. Cohen, W. Corwind, A. Jones, R. Levin, C. Pierson and F. Pollack. HYDRA: the kernel of a multiprocessor operating system, C. ACM 17, 6, June 1975, 337-345. Google ScholarDigital Library
Index Terms
- A multi-microprocessor computer system architecture
Recommendations
A multi-microprocessor computer system architecture
SOSP '75: Proceedings of the fifth ACM symposium on Operating systems principlesThe development of microprocessors has suggested the design of distributed processing and multiprocessing computer architectures. A computer system design incorporating these ideas is proposed, along with its impact on memory management and process ...
The MIPS R10000 Superscalar Microprocessor
The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...
Comments