Kai Li
- Bel66 L.A. Belady. A study of replacement algorithms for virtual storage computers. IBM Systems Journal, 5(2):78-101, 1966.Google Scholar
Digital Library
- BFS89 W.J. Bolosky, R.P. Fitzgerald, and M.L. Scott. Simple but effective techniques for numa memory management. In Proceedings of the Twelfth Symposium on Operating Systems Principles, pages 19-31, December 1989. Google ScholarDigital Library
- BG68 B.Brawn and F.G. Gustavson. Program behavior in a paging environment. In 1968 AFIPS Procvvding of thv Fall Joint Computing Conference, pages 1019-1032, 1968.Google Scholar
- CF89 A.L. Cox and R.J. Fowler. The implementation of a coherent memory abstraction on a numa multiprocessor: Experiences with platinum. In Proceedings of the Twelfth Symposium on Operating Systems Principles, pages 32-44, December 1989. Google ScholarDigital Library
- CG90 D. Comer and J. Griffoen. A new design for distributed systems: The remote memory model. In Proceedings of the USENIX Summer Conference, pages 127-135, Anaheim, California, June 1990.Google Scholar
- CKB89 E.I. Cohen, G. M. King, and J. T. Brady. Storage hierarchies. IBM Systems Journal, 28(1), 1989. Google ScholarDigital Library
- Den70 Peter J. Denning. Virtual memory. ACM Computing Surveys, 2(3):153-189, September 1970. Google ScholarDigital Library
- Den80 Peter J. Denning. Working sets past and present. IEEE Transactions on Software Engineering, SE-6(1):64-84, January 1980.Google ScholarDigital Library
- Ekl J.O. Eklundh. Efficient matrix transposition. In T. S. Huang, editor, Topics in Applied Physics, Two Dimensional Digital Processing II, volume 43, pages 9-35. Springer Verlag, Berlin Heidelberg New York.Google Scholar
- Fel90 Edward Felten. Distributed virtual memory. Presentation in Topaz User Group Meeting, DECSRC, June 1990.Google Scholar
- Gec74 J. Gecsei. Determining hit ratios for multilevel hierarchies. IBM Journal of Research and Development, 18(4):316-327, July 1974.Google ScholarDigital Library
- GMCHL84 H. Garcia-Molina, R. Cullingford, P. Honeyman, and R. Lipton. Mmm performance on certain database benchmarks. Technical Report 327, Department of EE and Computer Science, Princeton University, May 1984.Google Scholar
- GMLV83 H. Garcia-Molina, R. J. Lipton, and J. Valdes. Analysis of the massive memory architectures. Technical Report 313, Department of EE and Computer Science, Princeton University, May 1983.Google Scholar
- GMLV84 H. Garcia-Molina, R. J. Lipton, and J. Valdes. A massive memory machine. IEEE Transactions on Computers, C-33(5):391-399, May 1984.Google ScholarDigital Library
- LE90 Richard P. LaRowe and Carla S. Ellis. Experimental comparison of memory management policies for numa multiprocessors. Technical Report CS-1990-10, Duke University, 1990. Google ScholarDigital Library
- LH89 Kai Li and Paul Hudak. Memory coherence in shared virtual memory systems. ACM Transactions on Computer Systems, 7(4):321-359, November 1989. Google ScholarDigital Library
- LN88 Kai Li and Jeffrey F. Naughton. Multiprocessot main memory transaction processing. In Proceedings of the International Symposium on Database in Parallel and Distributed Systems, pages 177-187, December 1988. Google ScholarDigital Library
- LS89 Kai Li and Richard Schaefer. A hypercube shared virtual memory. In Proceedings of the 1989 international Parallel Processing Conference, volume Vol:I Architecture, pages 125- 132, August 1989.Google Scholar
- MGST70 R.L. Mattson, J. Gecsei, D.R. Shtz, and I.L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.Google ScholarDigital Library
- Ous90 J.K. Ousterhout. Why aren't operating systems getting faster as fast as }hardware? In Proceedings o/ the USENIX Summer Conference, pages 247-256, Anaheim, California, June 1990.Google Scholar
- PACS73 A.V. Pohm, O.P. Agrawal, C.\~. Cheng, and A.C. Shimp. An efficient flexible buffered memory system. IEEE Transactions on Magnetics, MAG-9(3):173-179, SepLember 1973.Google Scholar
- RTY+88 R.F. Rashid, A. Tevanian, M. Young, D. Golub, R. Baron, D. Black, W. Bolosky, and J. Chew. Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures. ~rEEE Transactions on Computers, 37(8):896-908, August 1988. Google ScholarDigital Library
- SGM90 Kenneth Salem and Hector Garcia-Molina. System m: A transaction processing testbed for memory resident data. JrEEE Transactions on Knowledge and Data Engineering, 2(1):161-172, March 1990. Google ScholarDigital Library
- Smi82 Alan J. Smith. Cache memories. A CM Computing Surveys, 14(3):473-530, September 1982. Google ScholarDigital Library
- Smi85 Alan J. Smith. Disk cachemmiss ratio analysis and design considerations. ACM Transactions on Computer Systems, 3(3):161-203, August 1985. Google ScholarDigital Library
- Sto84 Michael Stonebraker. Virtual memory transaction processing. Operating Systems Review, 18(2):8-16, April 1984. Google ScholarDigital Library
- Tuc86 S.G. Tucker. The ibm 3090 sytem: An overview. IBM Systems Journal, 25(1), 1986.Google ScholarDigital Library
- VME85 Vmebus specification manual. Revision C, February 1985.Google Scholar
- You89 M. Young. Exporting a User ln~.erface to Memory Management from a Communication Oriented Operating System. PhD thesis, Carnegie Mellon University, 1989. Google ScholarDigital Library
Index Terms
- Evaluation of memory system extensions
Recommendations
Write-Aware Management of NVM-based Memory Extensions
ICS '16: Proceedings of the 2016 International Conference on SupercomputingEmerging Non-Volatile Memory (NVM) technologies, such as 3D XPoint, are expected to be in production as early as 2016. Emerging NVMs are very attractive for several reasons. First, they are non-volatile and hence incur no refresh power. Second, they are ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent SystemsReplacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Comments