Sarita V. Adve
Vikram S. Adve
Mark D. Hill
Mary K. Vernon
- AAH91 S.V. ADVE, V. S. ADW, M. D. HILL and M. K. VERNON, Comparison of Hardware and Software Cache Coherence Schemes, Computer Sciences Technical Report #1012, University of Wisconsin- Madison, March 1991.Google Scholar
- ASH88 A. AOARWAL, R. SIMONI, M. HOROWlTZ and J. HENNF_~SY, An Evaluation of Directory Schemes for Cache Coherence, Proc. 15th Annual intl. Syrup. on Computer Architecture, Honolulu, Hawaii, June 1988,280-289. Google ScholarDigital Library
- ArB86 J. ARCI-nBALD and J. BAER, Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model, ACM Trans. on Computer Systems 4, 4 (November 1986), 273-298. Google ScholarDigital Library
- BMW85 W. C. BRANTLEY, K. P. MCAULIFFE and J. WEISS, RP3 Process-Memory Element, Intl. Conf. on Parallel Processing, August 1985, 772-781.Google Scholar
- ChV88 J. CHEONG and A. V. VEIDENBAUM~. A Cache Coherence Scheme With Fast Selective Invalidation, Proc. of the 15th Annual Intl. Syrup. on Computer Architecture 16, 2 (June 1988), 299-307. Google ScholarDigital Library
- Che90 H. CHEONG, Compiler-Directed Cache Coherence Strategies for Large-Scale Sha.ced-Memory Multiprocessor Systems, Ph.D. Thesis, Dept. of Electrical Engineering, University of Illinois, Urbana-Champaign, 1990. Google ScholarDigital Library
- CKM88 R. CY~ON, S. KARLOVSKY and K. P. MCAULIFFE, Automatic Management of Programmable Caches, Proc. 1988 Intl. Conf. on Parallel Processing, University Park PA, August 1988, II-229-238.Google Scholar
- EgK88 S.J. EGGERS and R. H. KATZ, A Characterization of Sharing in Parallel Programs and its Application to Coherency Protocol Evaluation, Proc. 15th Annual Intl. Conf. on Computer Architecture, Honolulu, HA, May 1988. Google ScholarDigital Library
- EgK89 S.J. EGC;Er~S and R. H. KATZ, The Effect of Sharing on the Cache and Bus Performance of Parallel Programs, Proc. 3rd Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Boston, April 1989. Google ScholarDigital Library
- KEW85 R. H. KATZ, S. J. EGCERS, D. A. WOOD, C. L. PERKINS and R. G. SHELDON, Implementing a Cache Consistency Protocol, Proc. 12th Annucd Intl. Syrnp. on Computer Architecture, Boston, June 1985, 276- 283. Google ScholarDigital Library
- KDL86 D.J. KUCK, E. S. DAWDSON, D. H. LAWI~JE and A. H. SAMErI, Parallel Supercomputing Today and the Cedar Approach, Science 231(28 February 1986),.Google Scholar
- MeSar J. M. MELLOR-CRUMMEY and M. L. ScoTt', Algorithms for Scalable Synchronization on Shared- Memory Multiprocessors, ACM Transactions on Computer Systems, to appear. Google ScholarDigital Library
- MiB90a S.L. MIN and J. BAErt, Design and Analysis of a Scalable Cache Coherence Scheme Based on Clocks and Timestamps, Submitted for Publication, 1990.Google Scholar
- MiB90b S.L. MIN and J. BAER, A Performance; Comparison of Directory-betted and Timestamp-based Cache Coherence Schemes, Proc. Intl. Conf, on Parallel Processing, 1990, 1305-1311.Google Scholar
- OwA89 S. OwIcIa and A. AGARWAL, Evaluating the Performance of Software Cache Coherency, Proe. 3rd Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Boston, April 1989. Google ScholarDigital Library
- VLZ88 M.K. VERNON, E. D. LAZOWSKA and J. ZAHORJAN, An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache- Consistency Protocols, Proc. 15th Annual Intl. Syrup. on Computer Architecture, June 1988. Google ScholarDigital Library
- WeG89 W. WEBER and A. GUgrA, Analysis of Cache Invalidation Patterns in Multiprocessors, Proc. 3rd lntl. Conf. on Architectural Support for Programming Languages and Operating Systems, April 1989. Google ScholarDigital Library
- WiE90 D.L. WmLICK and D. L. EAGER, An Analytic Model of Multistage Intercormection Networks, Proc. ACM SIGMETRICS Conf. on Measurement and Modeling of Cornputer Systems 18, 1 (May 1990), 192-202. Google ScholarDigital Library
Index Terms
- Comparison of hardware and software cache coherence schemes
Recommendations
Evaluating the performance of software cache coherence
Special issue: Proceedings of ASPLOS-III: the third international conference on architecture support for programming languages and operating systemsIn a shared-memory multiprocessor with private caches, cached copies of a data item must be kept consistent. This is called cache coherence. Both hardware and software coherence schemes have been proposed. Software techniques are attractive because they ...
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing coherence protocols in hardware, an approach with some design complexity, hardware ...
An evaluation of directory schemes for cache coherence
Special Issue: Proceedings of the 15th annual international symposium on Computer ArchitectureThe problem of cache coherence in shared-memory multiprocessors has been addressed using two basic approaches: directory schemes and snoopy cache schemes. Directory schemes have been given less attention in the past several years, while snoopy cache ...
Comments