skip to main content
10.1145/1176887.1176892acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article

A memory-optimal buffering protocol for preservation of synchronous semantics under preemptive scheduling

Published:22 October 2006Publication History

ABSTRACT

Recently, we have proposed a set of buffering schemes to preserve the semantics of a synchronous program when the latter is implemented as a set of multiple tasks running under preemptive scheduling. These schemes, however, are not optimal in terms of memory (buffer usage). In this paper we propose a new protocol which generalizes the previous schemes. The new protocol is not only semantics-preserving but also memory-optimal in two senses: first, in terms of the number of buffers required to preserve semantics in the worst case (i.e.,for the "worst" possible arrival/execution pattern of the tasks); second, in terms of the number of buffers required to preserve semantics for any arrival/execution pattern and at any time, assuming no knowledge of future arrivals.

References

  1. Audsley, N., Burns, A., Davis, R., Tindell, K., and Wellings, A. Fixed priority pre-emptive scheduling: An historical perspective.Real Time Systems 8, 2--3 (1995). Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Baleani, M., Ferrari, A., Mangeruca, L., and Sangiovanni-Vincentelli, A. Efficient embedded software design with synchronous models. In 5th ACM International Conference on Embedded Software (EMSOFT'05) (2005), pp. 187--190. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Benveniste, A., and Berry, G. The synchronous approach to reactive and real-time systems. IEEE Proceedings 79 (Sept. 1991), 1270--1282.Google ScholarGoogle ScholarCross RefCross Ref
  4. Benveniste, A., Caspi, P., Guernic, P. L., Marchand, H., Talpin, J., and Tripakis, S. A protocol for loosely time-triggered architectures.In Embedded Software (EMSOFT'02) (2002), vol. 2491 of LNCS Springer. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Bhattacharyya, S. S., Murthy, P. K., and Lee, E. A. Software Synthesis from Dataflow Graphs Kluwer, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Caspi, P., Curic, A., Maignan, A., Sofronis, C., Tripakis, S., and Niebert, P. From Simulink to SCADE/Lustre to TTA: a layered approach for distributed embedded applications. In Languages, Compilers, and Tools for Embedded Systems (LCTES'03) (2003), ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Chen, J., and Burns, A. A three-slot asynchronous reader-writer mechanism for multiprocessor real-time systems. Tech. Rep. YCS-286, Department of Computer Science, University of York,May 1997.Google ScholarGoogle Scholar
  8. Fersman, E., and Yi, W. A generic approach to schedulability analysis of real-time tasks. Nordic J. of Computing 11 2 (2004), 129--147. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Halbwachs, N. Synchronous Programming of Reactive Systems Kluwer, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Harbour, M., Klein, M., Obenza, R., Pollak, B., and Ralya, T. A Practitioner's Handbook for Real-Time Analysis: Guide to Rate-Monotonic Analysis for Real-Time Systems Kluwer, 1993. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Huang, H., Pillai, P., and Shin, K. Improving wait-free algorithms for interprocess communication in embedded real-time systems. In USENIX'02 (2002). Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Lee, E., and Messerschmitt, D. Synchronous dataflow. Proceedings of the IEEE 75 9 (1987), 1235--1245.Google ScholarGoogle ScholarCross RefCross Ref
  13. Liu, C., and Layland, J. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM 20 1 (Jan.1973), 46--61. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Murthy, P. K., and Bhattacharyya, S. S. Buffer merging- a powerful technique for reducing memory requirements of synchronous dataflow specifications. ACM Transactions on Design Automation of Electronic Systems 9 2 (April 2004), 212--237. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Natale, M. D. the multitask implementation of multirate Simulink models. In 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06) (2006). To appear. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Scaife, N., and Caspi, P. Integrating model-based design and preemptive scheduling in mixed time-and event-triggered systems.In Euromicro conference on Real-Time Systems (ECRTS'04) (2004). Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Sha, L., Rajkumar, R., and Lehoczky, J. Priority inheritance protocols: An approach to real-time synchronization. IEEE Trans. Computers (Sept. 1990). Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Stankovic, J., Spuri, M., Ramamritham, K., and Buttazzo, G. Deadline Scheduling For Real-Time Systems: EDF and Related Algorithms Kluwer Academic Publishers, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Tripakis, S., Sofronis, C., Scaife, N., and Caspi, P. Semantics-preserving and memory-efficient implementation of inter-task communication on static-priority or EDF schedulers. In 5th ACM International Conference on Embedded Software (EMSOFT'05) (2005), pp.353--360. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A memory-optimal buffering protocol for preservation of synchronous semantics under preemptive scheduling

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in
        • Published in

          cover image ACM Conferences
          EMSOFT '06: Proceedings of the 6th ACM & IEEE International conference on Embedded software
          October 2006
          346 pages
          ISBN:1595935428
          DOI:10.1145/1176887

          Copyright © 2006 ACM

          Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 22 October 2006

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • Article

          Acceptance Rates

          Overall Acceptance Rate60of203submissions,30%

          Upcoming Conference

          ESWEEK '24
          Twentieth Embedded Systems Week
          September 29 - October 4, 2024
          Raleigh , NC , USA

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader