ABSTRACT
The reduction of the peak power consumption of LSI is required to reduce the instability of gate operation, the delay increase, the noise and etc. It is possible to reduce the peak power consumption by clock scheduling because it controls the switching timings of registers and combinational logic elements. In this paper, we propose a fast power estimation method for the clock scheduling and fast clock scheduling methods for the peak power reduction. In experiments, it is shown that the peak power wave estimated by the proposed method in a few seconds is highly correlated with the peak power wave obtained by HSPICE simulation in several days. By using the proposed power estimation method, the proposed clock scheduling method finds clock schedules for benchmark circuits that greatly reduce the peak power in a few minutes.
- A. Takahashi. Practical Fast Clock-Schedule Design Algorithms. IEICE Trans. Fundamentals, E89-A(4):1005--1011, 2006. Google ScholarDigital Library
- R. B. Deoker and S. S. Sapatneker. A Graph-Theoretic Approach to Clock Skew Optimization. In ISCAS, pages 407--410, 1994.Google ScholarCross Ref
- J. Fishburn. Clock skew optimization. IEEE Trans. on Computers, 39(7):945--951, 1990. Google ScholarDigital Library
- K. Kurokawa, T. Yasui, Y. Matsumura, M. Toyonaga, and A. Takahashi. A High-Speed and Low-Power Clock Tree Synthesis by Dynamic Clock Scheduling. IEICE Trans. Fundamentals, E85-A(12):2746--2755, 2002.Google Scholar
- W.-C. D. Lam, C.-K. Koh, and C.-W. A. Tsao. Clock Scheduling for Power Supply Noise Suppression using Genetic Algorithm with Selective Gene Therapy. In ISQED, pages 327--332, 2003. Google ScholarDigital Library
- A. Takahashi and Y. Kajitani. Performance and reliability driven clock scheduling of sequential logic circuits. In ASP-DAC'97, pages 37--43, 1997.Google ScholarCross Ref
- P. Vuilod, L. Benini, A. Bogliolo, and G. DeMIcheli. Clock-skew optimization for peak current reduction. In ISLPED, pages 265--270, 1996. Google ScholarDigital Library
Comments