Jeonghwan Choi
Chen-Yong Cher
ABSTRACT
Power-related issues have become important considerations in current generation microprocessor design. One of these issues is that of elevated on-chip temperatures. This has an adverse effect on cooling cost and, if not addressed suitably, on chip reliability. In this paper we investigate the general trade-offs between temporal and spatial hot spot mitigation schemes and thermal time constants, workload variations and microprocessor power distributions. By leveraging spatial and temporal heat slacks, our schemes enable lowering of on-chip unit temperatures by changing the workload in a timely manner with Operating System(OS) and existing hardware support.
- International Technology Roadmap for Semiconductors, 2005.Google Scholar
- D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design," in IEEE Trans. CAD, vol. 19, pp. 242--252, Feb. 2000. Google ScholarDigital Library
- K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," in IEEE Trans. Electronic Devices, vol. 49, pp. 2001--2007, Nov. 2002.Google ScholarCross Ref
- P. Kapur, G. Chandra, C. Saraswat, "Power estimation in global interconnects and its reduction using a novel repeater optimization methodology," in Proc. DAC, pp. 461--466, Jun. 2002. Google ScholarDigital Library
- X. Liu, Y. Peng, M. Papaefthymiou, "Practical repeater insertion for low power: what repeater library do we need?," in Proc. DAC, pp. 30--35, Jun. 2004. Google ScholarDigital Library
- V. Wason and K. Banerjee, "A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variation," in Proc. ISLPED, pp. 131--136, Aug. 2005. Google ScholarDigital Library
- K. Banerjee, S. Lin, A. Keshavarzi, S. Narendra, and V. De, "A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management," in Proc. IEDM, pp. 887--890, Dec. 2003.Google ScholarCross Ref
- L. He, W. Liao, and M. Stan, "System level leakage reduction considering the interdependence of temperature and leakage," in Proc. DAC, pp. 12--17, Jun. 2004. Google ScholarDigital Library
- W. Huang, E. Humenay, K. Skadron, and M. Stan, "The need for a full-chip and package thermal model for thermally optimized IC designs," in Proc. ISLPED, pp. 245--250, Aug. 2005. Google ScholarDigital Library
- M. Mui, K. Banerjee, and A. Mehrotra, "Supply and power optimization in leakage-dominant technologies," in IEEE Trans. CAD, vol. 24, pp. 1362--1371, Sep. 2005. Google ScholarDigital Library
- H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. MA: Addision-Wesley, 1990.Google Scholar
- T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," in IEEE J. Solid-State Circuits, vol. 25, pp. 584--593, Apr. 1990.Google ScholarCross Ref
- J. Daga, E. Ottaviano, D. Auvergne, "Temperature effect on delay for low voltage applications," in Proc. DATE, pp. 680--685, 1998. Google ScholarDigital Library
- C. Park et al., "Reversal of temperature dependence of integrated circuits operating at very low voltages," in Proc. IEDM, pp. 71--74, 1995.Google Scholar
- Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. CICC, pp. 201--204, 2000. (http://www.eas.asu.edu/~ptm)Google Scholar
- K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer CMOS circuits," in Proc. IEEE, vol. 91, pp. 305--327, Feb. 2003.Google ScholarCross Ref
- Y. Taur and T. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, 1998. Google ScholarDigital Library
- H. Su, F. Liu, A. Devgan, E. Acar, S. Nassif, "Full chip leakage estimation considering power supply and temperature variations," in Proc. ISLPED, pp. 78--83, Aug. 2003. Google ScholarDigital Library
- A. Chapman, Fundamentals of heat transfer. Macmillan Press, 1987.Google Scholar
Index Terms
- Thermal-aware task scheduling at the system software level
Recommendations
Thermal-aware methodology for repeater insertion in low-power VLSI circuits
ISLPED '07: Proceedings of the 2007 international symposium on Low power electronics and designIn this paper, the impact of thermal effects on low-power repeater insertion methodology is studied. An analytical methodology for thermal-aware repeater insertion that includes the electrothermal coupling between power, delay, and temperature is ...
Dual-Vt assignment policies in ITD-aware synthesis
Traditionally, the effects of temperature on delay of CMOS devices have been evaluated using the highest operating temperature as a worst-case corner. This conservative approach was based on the fact that, in older technologies, CMOS devices ...
Thermal-aware methodology for repeater insertion in low-power VLSI circuits
In this paper, the impact of thermal effects on low-power repeater insertion methodology is studied. An analytical methodology for thermal-aware repeater insertion that includes the electrothermal coupling between power, delay, and temperature is ...
Comments