Bob Wheeler
- Accetta et al 86.Accetta, M. J., Baron, R. V., Bolosky, W., Golub, D. B., Rashid, R. F., Tevanian, Jr., A., and Young, M.W. Mach: A New Kernel Foundation for Unix Development. In Proceedings of the Summer I986 USENIX Conference, pages 93-113, July 1986.Google Scholar
- Appel & Li 91.Appel, W. and Li, K. Virtual Memory Primitives for User Programs. In Proceedings of the Fourth Symposium on Architectural Support .for Programming Languages and Operating Systems, pages 96-107, April 1991. Google ScholarDigital Library
- Chao et al 90.Chao, C., Mackey, M., and Sears, B. Mach on a Virtually Addressed Cache Architecture. In Proceedings of the First Mach USENIX Workshop, pages 31-51, October 1990.Google Scholar
- Chase et al 92.Chase, J. S., Levy, H. M., Baker-Harvey, M., and Lazowska, E. D. How to Use a 64-Bit Virtual Address Space. Department of Computer Science and Engineering Technical Report 92-03-02, University of Washington, February 1992.Google Scholar
- Cheng 87.Cheng, R. Virtual Address Cache in Unix. In Proccedings of the 1987 Summer Usenix Conference, pages 217- 224, 1987.Google Scholar
- Chiueh & Katz 92.Chiueh, T. and Katz, R. Beating The Address Translation Bottleneck. In Proceedings of the Fifth Symposium on Architectural Support for Programming Languages and Operating Systems, October 1992. This issue. Google ScholarDigital Library
- DEC Alpha 92.DEC Alpha. Alpha Architecture Technical Summary. Digital Equipment Corporation, 1992.Google Scholar
- Golub et al 90.Golub, D,, Dean, R,, Forin, A,, and Raahid, R. Unix as an Application Program. In Proceedings of the Summer 1990 USENiX Conference, pages 87-95, June 1990.Google Scholar
- Jouppi 88.Jouppi, N. P. Architectural and Organizational Tradeoffs in the Design of the MultiTitan CPU. In Proceedings of the 15th Annual Symposium on Computer Architecture, pages 281-289, June 1988. Google ScholarDigital Library
- Knapp & Baer 85.Knapp, V. and Baer, J.-L. Virtually Addressed Caches for Multiprogramming and Multiprocessing Environments. In Proceedings of the lSth Annual Hawaii International Conference on System Sciences, pages 477-486, 1985.Google Scholar
- Kohn 89.Kohn, L. Description of the Intel i860 64-bit RISC- based Microprocessor. IEEE Micro, 4(9), August 1989.Google Scholar
- Lee 89.Lee, R. B. Precision Architecture. IEEE Computer, pages 78-91, January I989. Google ScholarDigital Library
- Li 92.Li, K., March 1992. Personal communication.Google Scholar
- Rashid et al 87.Rashid, R., Tevanian, Jr., A., Young, M., Golub, D., Baron, R., Black, D., Bolosky, W., and Chew, J. Machine-Independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures. In Proceedings of the 2nd Symposium on Architectural Support for Programming Languages and Operating Systems, April 1987. Google ScholarCross Ref
- Satyanaranyanyan et al 85.Satyanaranyanyan, M., Howard, J., Nichols, D., Sidebotham, R., and Spector, A. The ITC Distributed File System: Principles and Design. In Proceedings of the l Oth A CM Symposium on Operating Systems Principles, pages 35-50, December 1985. Google ScholarDigital Library
- Wang et al 89.Wang, W.-H., Baer, J.-L., and Levy, H. M. Organization and Performance of a Two-level Virtual Real Cache Hierarchy. in Proceedings of the 16th Annual Symposium on Computer Architecture, pages 140-148, May 1989. Google ScholarDigital Library
- Young et al 87.Young, M., Tevanian, Jr., A., Rashid, R., Golub, D., Eppinger, J., Chew, J., Bolosky, W., Black, D., and Baron, R. The Duality of Memory and Communication in the Implementation of a Multiprocessor Operating System. In Proceedings of the llth ACM Symposium on Operating Systems Prznciples, pages 63-76, November 1987. Google ScholarDigital Library
Index Terms
- Consistency management for virtually indexed caches
Recommendations
Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses
Modern CPUs often use large physically indexed caches that are direct-mapped or have low associativities. Such caches do not interact well with virtual memory systems. An improperly placed physical page will end up in a wrong place in the cache, causing ...
Comments