Simon Schliecker
ABSTRACT
Formal performance analysis is now regularly applied in the design of distributed embedded systems such as automotive electronics, where it greatly contributes to an improved predictability and platform robustness of complex networked systems. Even though it might be highly beneficial also in MpSoC design, formal performance analysis could not easily be applied so far, because the classical task communication model does not cover processor-memory traffic, which is an integral part of MpSoC timing. Introducing memory accesses as individual transactions under the classical model has shown to be inefficient, and previous approaches work well only under strict orthogonalization of different traffic streams.
Recent research has presented extensions of the classical task model and a corresponding analysis that covers performance implications of shared memory traffic. In this paper we present a multithreaded multiprocessors platform and multimedia application. We conduct performance analysis using the new analysis options and specifically benchmark the quality of the available approach. Our experiments show that corner case coverage can now be supplied with a very high accuracy, allowing to quickly investigate architectural alternatives.
- R. Racu, R. Ernst, K. Richter, and M. Jersak. A Virtual Platform for Architecture Integration and Optimization in Automotive Comm. Networks. SAE Congress, 2007.Google Scholar
- M. Bekooij, O. Moreira, P. Poplavko, B. Mesman, M. Pastrnak, and J. van Meerbergen. Predictable embedded multiprocessor system design. In Proc. SCOPES workshop, Amsterdam, 2004.Google ScholarCross Ref
- P.G. Paulin, C. Pilkington, and E. Bensoudane. StepNP: a system-level exploration platform for network processors. Design & Test of Computers, IEEE, 19, 2002. Google ScholarDigital Library
- A. Andrei, P. Eles, Z. Peng, and J. Rosen. Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip. 21st Intl. Conference on VLSI Design, 2008. Google ScholarDigital Library
- R. Wilhelm et al. The worst-case execution-time problem?overview of methods and survey of tools. Trans. on Embedded Computing Sys., 7(3):1--53, 2008. Google ScholarDigital Library
- J. Stohr, A. Bulow, and G. Farber. Bounding Worst-Case Access Times in Modern Multiprocessor Systems. 17th Euromicro Conference on Real-Time Systems, 2005. Google ScholarDigital Library
- Axel Siebenborn, Oliver Bringmann, and Wolfgang Rosenstiel. Worst-case performance analysis of parallel, communicating software processes. In Intl. Symposium on Hardware/Software Codesign, Estes Park, 2002. Google ScholarDigital Library
- T. Henriksson, P. van der Wolf, A. Jantsch, and A. Bruce. Network Calculus Applied to Verification of Memory Access Performance in SoCs. Workshop on Embedded Systems for Real-Time Multimedia, 2007.Google Scholar
- S. Schliecker, M. Ivers, and R. Ernst. Integrated analysis of communicating tasks in MPSoCs. Intl. Conference on Hardware/Software Codesign and System Synthesis, 2006. Google ScholarDigital Library
- P.G. Paulin, C. Pilkington, et al. Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006. Google ScholarDigital Library
- M. Paganini. Nomadik(TM): A Mobile Multimedia Application Processor Platform. In Proc. ASP - Design Automation Conference, 2007. Google ScholarDigital Library
- Y. Bouchebaba, G. Nicolescu, E. Aboulhamid, and F. Coelho. Buffer and register allocation for memory space optimization. In Proc. Intl. Conf. on Application-specific Systems, Architectures, and Processors, 2006. Google ScholarDigital Library
- R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis-the SymTA/S approach. Computers and Digital Techniques, 152, 2005.Google Scholar
- S. Chakraborty, S. Kunzli, and L. Thiele. A general framework for analysing system properties in platform-based embedded system designs. In Proc. Design Automation and Test in Europe, 2003. Google ScholarDigital Library
- M. Joseph and P. Pandya. Finding Response Times in a Real-Time System. The Computer Journal, 29, 1986.Google Scholar
- R. Racu, L. Li, R. Henia, A. Hamann, and R. Ernst. Improved response time analysis of tasks scheduled under preemptive Round-Robin. In Proc. Intl. Conference on Hardware/Software Codesign and System Synthesis, 2007. Google ScholarDigital Library
- P. Crowley and J.L. Baer. Worst-Case Execution Time Estimation for Hardware-assisted Multithreaded Processors. In Proc. 2nd Workshop on Network Processors, 2003.Google Scholar
- Simon Schliecker, Mircea Negrean, and Rolf Ernst. Reliable Performance Analysis of a Multicore Multithreaded System-On-Chip (with appendix). Technical Report 22837, Technische Universität Braunschweig, 2008.Google Scholar
Recommendations
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
This survey provides an overview of the scientific literature on timing verification techniques for multi-core real-time systems. It reviews the key results in the field from its origins around 2006 to the latest research published up to the end of ...
Real-time performance analysis of multiprocessor systems with shared memory
Predicting timing behavior is key to reliable real-time system design and verification, but becomes increasingly difficult for current multiprocessor systems on chip. The integration of formerly separate functionality into a single multicore system ...
The worst-case execution-time problem—overview of methods and survey of tools
The determination of upper bounds on execution times, commonly called worst-case execution times (WCETs), is a necessary step in the development and validation process for hard real-time systems. This problem is hard if the underlying processor ...
Comments