Jinho Seol
ABSTRACT
Solid State Disks (SSDs) are superior to magnetic disks from a performance point of view due to the favorable features of NAND flash memory. Furthermore, thanks to improvement on flash memory density and adopting a multi-chip architecture, SSDs replace magnetic disks rapidly. Most previous studies have been conducted for enhancing the performance of SSDs, but these studies have been worked on the assumption that the operation unit of a host interface is the same as the operation unit of NAND flash memory, where it is needless to give consideration to partially-filled pages. In this paper, we analyze the overhead caused by the partially-filled pages, and propose a buffer replacement algorithm exploiting multi-chip parallelism to enhance the write performance. Our simulation results show that the proposed algorithm improves the write performance by up to 30% over existing approaches.
- 2Gx8 bit NAND flash memory (K9GAG08U0M). Samsung Electronics, 2006.Google Scholar
- 2Gx8 bit NAND flash memory (K9WAG08U1A). Samsung Electronics, 2006.Google Scholar
- SystemC. http://www.systemc.org/home, 2007.Google Scholar
- N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In Proceedings of USENIX Annual Technical Conference, pages 57--70, 2008. Google ScholarDigital Library
- A. Birrell, M. Isard, C. Thacker, and T. Wobber. A design for high-performance flash disks. ACM SIGOPS Operating Systems Review, 41(2):88--93, 2007. Google ScholarDigital Library
- T. Bisson, S. A. Brandt, and D. D. Long. A hybrid Disk-Aware Spin-Down algorithm with I/O subsystem support. In Proceedings of the 26th International Performance, Computing, and Communications Conference (IEEE IPCCC), pages 236--245, 2007.Google ScholarCross Ref
- L. Cai and D. Gajski. Transaction level modeling: an overview. In Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 19--24. ACM, 2003. Google ScholarDigital Library
- A. M. Caulfield, L. M. Grupp, and S. Swanson. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. In Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pages 217--228, Washington, DC, USA, 2009. ACM. Google ScholarDigital Library
- L. Chang and T. Kuo. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 187--196, 2002. Google ScholarDigital Library
- P. M. Chen, E. K. Lee, G. A. Gibson, R. H. Katz, and D. A. Patterson. RAID: high-performance, reliable secondary storage. ACM Computing Surveys, 26(2):145--185, 1994. Google ScholarDigital Library
- H. Jo, J. Kang, S. Park, J. Kim, and J. Lee. FAB: flash-aware buffer management policy for portable media players. IEEE Transactions on Consumer Electronics, 52(2):485--493, 2006. Google ScholarDigital Library
- T. Johnson and D. Shasha. 2Q: a low overhead high performance buffer management replacement algorithm. In Proceedings of the 20th International Conference on Very Large Data Bases, pages 439--450. Morgan Kaufmann Publishers Inc., 1994. Google ScholarDigital Library
- J. Kang, J. Kim, C. Park, H. Park, and J. Lee. A multi-channel architecture for high-performance NAND flash-based storage system. Journal of Systems Architecture, 53(9):644 -- 658, 2007. Google ScholarDigital Library
- H. Kim and S. Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and StorageTechnologies, pages 1--14, 2008. Google ScholarDigital Library
- J. Kim, D. Jung, J. Kim, and R. Huh. A methodology for extracting performance parameters in solid state disks (SSDs). In Proceedings of the 17th IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (IEEE MASCOTS '09), London, United Kingdom, 2009.Google Scholar
- J. H. Kim, S. H. Jung, and S. Y. Ho. Cost and performance analysis of NAND mapping algorithms in shared-bus multi-chip configuration. In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS), 2008.Google Scholar
- T. Kuo, J. Hsieh, L. Chang, and Y. Chang. Configurability of performance and overheads in flash management. In Proceedings of the 2006 conference on Asia South Pacific design automation, pages 334--341, 2006. Google ScholarDigital Library
- S. Lee, D. Shin, and J. Kim. Buffer-Aware garbage collection for NAND flash Memory-Based storage systems. In Proceedings of the International Workshop on Software Support for Portable Storage (IWSSPS), pages 27--32, 2008.Google Scholar
- D. R. Llanos. TPCC-UVa benchmark. http://www.infor.uva.es/~diego/tpcc-uva.html, 2006.Google Scholar
- N. Megiddo and D. S. Modha. ARC: a Self-Tuning, low overhead replacement cache. In Proceedings of the 2nd USENIX Conference on File and Storage Technologies, pages 115--130, San Francisco, CA, 2003. USENIX Association. Google ScholarDigital Library
- B. Ozden, R. Rastogi, and A. Silberschatz. Buffer replacement algorithms for multimedia storage systems. In Proceedings of the Third IEEE International Conference on Multimedia Computing and Systems, pages 172--180, 1996. Google ScholarDigital Library
- J. Shin, Z. Xia, N. Xu, R. Gao, X. Cai, S. Maeng, and F. Hsu. FTL design exploration in reconfigurable high-performance SSD for server applications. In Proceedings of the 23rd international conference on Supercomputing (ICS '09), pages 338--349, Yorktown Heights, NY, USA, 2009. ACM. Google ScholarDigital Library
Index Terms
- A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks
Recommendations
Study of the performance impact of a cache buffer in solid-state disks
An SSD generally has a small memory, called cache buffer, to increase its performance and the frequently accessed data are maintained in this cache buffer. These cached data must periodically write back to the NAND Flash memory to prevent the data loss ...
A Multi-Stream-aware DRAM Allocation Strategy inside Solid-State Drives (SSDs)
RACS '23: Proceedings of the 2023 International Conference on Research in Adaptive and Convergent SystemsThe modern NVMe SSDs have a multi-queue architecture to increase overall performance, where a submission queue can serve a stream from the host. Because of the asymmetry of read/write latency in NAND flash memory, the modern NVMe SSDs usually use the ...
A Hybrid Approach to NAND-Flash-Based Solid-State Disks
Replacing power-hungry disks with NAND-flash-based solid-state disks (SSDs) is a recently emerging trend in flash-memory applications. One important SSD design issue is achieving a good balance between cost, performance, and lifetime. This study ...
Comments