Hui Zeng
ABSTRACT
Current microprocessors are effectively a system-on-a-chip, as they incorporate processing cores, interconnections, shared and private caches and DRAM controllers on a single die. Consequently, it is imperative to have fast and accurate simulation tools for such systems; this paper such a tool for simulating all current and announced variants of multicore processors that use the predominant PC (X86, X86-64) instruction set, as well as external DRAM memory and buses. We discuss the major techniques used for speeding up the simulation and improving the overall accuracy, and the simulation of system-level details such as coherent caches, on-chip interconnections, memory bus and DRAM. We also demonstrate a 8-fold speedup against a widely-used popular tool.
- Bochs IA-32 emulator project and related documentation. http://bochs.sourceforge.net.Google Scholar
- Multiple presentations on the Intel Nehalem processor line at the Intel developers forum.Google Scholar
- Austin, T., Larson, E., and Ernst, D. Simplescalar: an infrastructure for computer system modeling. Computer 35, 2 (2002), 59--67. Google ScholarDigital Library
- Bellard, F. QEMU internals. Tech. report at www.lugatgt.org/articles/qemu_internals. 2006.Google Scholar
- Binkert, N. L., Dreslinski, R. G., Hsu, L. R., Lim, K. T., Saidi, A. G., and Reinhardt, S. K. The M5 simulator: Modeling networked systems. IEEE Micro 26, 4 (July--Aug. 2006), 52--60. Google ScholarDigital Library
- Cazorla, F., Ramirez, A., Valero, M., and Fernandez, E. Dynamically controlled resource allocation in SMT processors. In Proc. 37th International Symposium on Microarchitecture MICRO-37 2004 (2004), pp. 171--182. Google ScholarDigital Library
- Culler, D. E., Singh, J. P., and Gupta, A. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, 1999. Google ScholarDigital Library
- Emer, J., Ahuja, P., Borch, E., Klauser, A., Luk, C.-K., Manne, S., Mukherjee, S. S., Patil, H., Wallace, S., Binkert, N., Espasa, R., and Juan, T. Asim: a performance model framework. Computer 35, 2 (Feb. 2002), 68--76. Google ScholarDigital Library
- J. Renau, B. Fraguela, J. T. W. L. M. P. L. C. S. S. P. S. K. S., and Montesinos, P. SESC simulator. http://sesc.sourceforge.net (2006).Google Scholar
- Levy, H., Lo, J. L., Emer, J., Stamm, R., Eggers, S., and Tullsen, D. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proc. 23rd Annual International Symposium on Computer Architecture (1996), pp. 191--191. Google ScholarDigital Library
- Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V. J., and Hazelwood, K. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation (New York, NY, USA, 2005), ACM, pp. 190--200. Google ScholarDigital Library
- Magnusson, P. S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., and Werner, B. Simics: A full system simulation platform. Computer 35, 2 (Feb. 2002), 50--58. Google ScholarDigital Library
- Martin, M. M. K., Sorin, D. J., Beckmann, B. M., Marty, M. R., Xu, M., Alameldeen, A. R., Moore, K. E., Hill, M. D., and Wood, D. A. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News 33, 4 (2005), 92--99. Google ScholarDigital Library
- Nethercote, N., and Seward, J. Valgrind: a framework for heavyweight dynamic binary instrumentation. SIGPLAN Not. 42, 6 (2007), 89--100. Google ScholarDigital Library
- Seiler, L., Carmean, D., Sprangle, E., Forsyth, T., Dubey, P., Junkins, S., Lake, A., Cavin, R., Espasa, R., Grochowski, E., Juan, T., Abrash, M., Sugerman, J., and Hanrahan, P. Larrabee: A many-core X86 architecture for visual computing. IEEE Micro 29, 1 (2009), 10--21. Google ScholarDigital Library
- Sharkey, J. M-sim: A flexible, multi-threaded simulation environment. Tech. Rep. Tech. Report CS-TR-05-DP1, Department of Computer Science, SUNY Binghamton, 2005.Google Scholar
- Wenisch, T. F., Wunderlich, R. E., Ferdman, M., Ailamaki, A., Falsafi, B., and Hoe, J. C. Simflex: Statistical sampling of computer system simulation. IEEE Micro 26, 4 (July--Aug. 2006), 18--31. Google ScholarDigital Library
- Yourst, M. PTLsim: A cycle accurate full system X86-64 microarchitectural simulator. In Proc. ISPASS (2007).Google ScholarCross Ref
- Zeng, H., Yourst, M., Ghose, K., and Ponomarev, D. MPTLsim: a simulator for X86-64 multicore architecture with coherent caches. In Proc. of the dasCMP Workshop (2008)Google Scholar
Index Terms
- MPTLsim: a simulator for X86 multicore processors
Recommendations
MPTLsim: a cycle-accurate, full-system simulator for x86-64 multicore architectures with coherent caches
The introduction of multicore microprocessors in the recent years has made it imperative to use cycleaccurate and full-system simulators in the architecture research community. We introduce MPTLsim - a multicore simulator for the X86 ISA that meets this ...
The HP PA-8000 RISC CPU
The PA-8000 RISC CPU is the first implementation of a new generation of microprocessors from Hewlett-Packard Company. The processor was designed for high-end systems and to support the new 64-bit PA-RISC 2.0 architecture. The aggressive four-way ...
The design of the fixed point unit for the z990 microprocessor
GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSIThe paper presents the design of the Fixed Point Unit (FXU) for the IBM eServer z990 microprocessor (announced in 2Q '03) that runs at 1.2 GHz [2]. The FXU is capable of executing two Register-Memory instructions including arithmetic instructions and a ...
Comments