Yuan-Hao Chang
Jen-Wei Hsieh
Tei-Wei Kuo
Abstract
This work is motivated by a strong market demand for the replacement of NOR flash memory with NAND flash memory to cut down the cost of many embedded-system designs, such as mobile phones. Different from LRU-related caching or buffering studies, we are interested in prediction-based prefetching based on given execution traces of application executions. An implementation strategy is proposed for the storage of the prefetching information with limited SRAM and run-time overheads. An efficient prediction procedure is presented based on information extracted from application executions to reduce the performance gap between NAND flash memory and NOR flash memory in reads. With the behavior of a target application extracted from a set of collected traces, we show that data access to NOR flash memory can respond effectively over the proposed implementation.
- Chang, L.-P. and Kuo, T.-W. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium. 187--196. Google Scholar
Digital Library
- Chang, L.-P. and Kuo, T.-W. 2004. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the ACM Symposium on Applied Computing (SAC). 862--868. Google ScholarDigital Library
- Denning, P. J. 1968. The working set model for program behavior. Comm. ACM 11, 5, 323--333. Google ScholarDigital Library
- Denning, P. J. and Schwartz, S. C. 1972. Properties of the working-set model. Comm. ACM 15, 3, 191--198. Google ScholarDigital Library
- DRAMeXchange 2007. NAND Flash contract price, http://www.dramexchange.com/. DRAMeXchange.Google Scholar
- Intel Corporation a. Flash cache memory puts robson in the middle.Google Scholar
- Intel Corporation b. Flash file system. US patent 540,448.Google Scholar
- Intel Corporation c. FTL logger exchanging data with FTL systems.Google Scholar
- Intel Corporation d. Software concerns of implementing a resident flash disk.Google Scholar
- Intel Corporation. 1998. Understanding the flash translation layer (FTL) specification, http://developer.intel.com/.Google Scholar
- Joo, Y., Choi, Y., Park, C., Chung, S. W., Chung, E.-Y., and Chang, N. 2006. Demand paging for OneNAND#8482; flash eXecute-in-place. In Proceedings of the International Conference on Hardware-Software Codesign and Systems Synthesis (CODES+ISSS). Google ScholarDigital Library
- Kawaguchi, A., Nishioka, S., and Motoda, H. 1995. A Flash-Memory Based File System. In Proceedings of the USENIX Technical Conference. 155--164. Google ScholarDigital Library
- Lee, J.-H., Park, G.-H., and Kim, S.-D. 2004. A new NAND-type flash memory package with smart buffer system for spatial and temporal localities. J. Syst. Architec. 51, 111--123. Google ScholarDigital Library
- Lin, J.-H., Chang, Y.-H., Hsieh, J.-W., Kuo, T.-W., and Yang, C.-C. 2007. A NOR emulation strategy over NAND flash memory. In Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). Google ScholarDigital Library
- M-Systems. 1998. Flash-memory Translation layer for NAND flash (NFTL).Google Scholar
- Park, C., Kang, J.-U., Park, S.-Y., and Kim, J.-S. 2004a. Energy-aware demand paging on nand flash-based embedded storages. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED). Google ScholarDigital Library
- Park, C., Lim, J., Kwon, K., Lee, J., and Min, S. L. 2004b. Compiler-assisted demand paging for embedded systems with flash memory. In Proceedings of the International Conference on Embedded Software (EMSOFT). Google ScholarDigital Library
- Park, C., Seo, J., Seo, D., Kim, S., and Kim, B. 2003. Cost-efficient memory architecture design of nand flash memory embedded systems. In Proceedings of the International Conference on Computer Design (ICCD). Google ScholarDigital Library
- Paz, Z. 2003. Alternatives to Using NAND flash. Tech. rep., M-Systems.Google Scholar
- Quinnell, R. A. 2005. Meet different needs with NAND and NOR. Tech. rep.Google Scholar
- Samsung Electronics. 2005. OneNAND features and performance. Samsung Electronics.Google Scholar
- Samsung Electronics. 2006. KFW8G16Q2M-DEBx 512M x 16bit OneNAND flash memory data sheet. Samsung Electronics.Google Scholar
- Samsung Electronics. 2010. The memory that outperforms even the best, and passes your every best. Samsung Electronics.Google Scholar
- Santarini, M. 2005. NAND versus NOR. Tech. rep., EDN.Google Scholar
- Silicon Storage Technology. 2010. SST39LF040-45 4Mbit (×8) SST multi-purpose Flash data sheet. http://www.sst.com/dotAsset/40782.pdf.Google Scholar
- Spectek. 2007. FNNM40A 16Gb NAND Flash memory data sheet.Google Scholar
- STMicroelectronics. 2005. NAND08Gx3C2A 8Gbit multi-level NAND Flash memory.Google Scholar
- Tal, A. 2003. Two technologies compared: NOR vs. NAND. Tech. rep., M-Systems.Google Scholar
- Wu, C.-H. and Kuo, T.-W. 2006. An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). Google ScholarDigital Library
- Wu, M. and Zwaenepoel, W. 1994. eNVy: A Non-Volatile Main Memory Storage System. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems. 86--97. Google ScholarDigital Library
- Xin, Q., Miller, E. L., Schwarz, T., Long, D. D., Brandt, S. A., and Litwin, W. 2003. Reliability mechanisms for very large storage systems. In Proceedings of the 20th IEEE/11th NASA Goddard Conference on Mass Storage Systems and Technologies (MSS). 146--156. Google ScholarDigital Library
- Yim, K. S., Bahn, H., and Koh, K. 2004. A flash compression layer for smartmedia card systems. IEEE Trans. Consum. Electro. 50, 1, 192--197. Google ScholarDigital Library
Index Terms
- A strategy to emulate NOR flash with NAND flash
Recommendations
NAND flash memory system based on the Harvard buffer architecture for multimedia applications
The main purpose of this research is to design a new memory architecture for NAND flash memory to provide XIP (execute in place) for code execution as well as overcome the biggest bottleneck for data execution. NOR flash for multimedia application is ...
NAND Flash-Based Disk Cache Using SLC/MLC Combined Flash Memory
SNAPI '10: Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/OsFlash memory-based non-volatile cache (NVC) is emerging as an effective solution for enhancing both the performances and the energy consumptions of storage systems. In order to attain significant performance and energy gains from NVC, it would be better ...
Testing Disturbance Faults in Various NAND Flash Memories
NAND flash memory is one popular non-volatile memory. Flash memory is prone to disturbance faults due to its specific mechanism of functional operations. Furthermore, different NAND flash memories might be different on the array organizations and the ...
Comments