Naresh R. Shanbhag
ABSTRACT
Stochastic computation, as presented in this paper, exploits the statistical nature of application-level performance metrics, and matches it to the statistical attributes of the underlying device and circuit fabrics. Nanoscale circuit fabrics are viewed as noisy communication channels/networks. Communications-inspired design techniques based on estimation and detection theory are proposed. Stochastic computation advocates an explicit characterization and exploitation of error statistics at the architectural and system levels. This paper traces the roots of stochastic computing from the Von Neumann era into its current form. Design and CAD challenges are described.
- S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarazi, and V. De, "Parameter variations and impact on circuits and microarchitecture," in Proc. of DAC., June 2003, pp. 338--342. Google Scholar
Digital Library
- Intl. technology roadmap for semiconductors 2008 update. ITRS. {Online}. Available: http://www.itrs.net/Links/2008ITRS/Home2008.htmGoogle Scholar
- J. Rabaey, D. Burke, K. Lutz, and J. Wawrzynek, "Workloads of the future," IEEE Design and Test of Computers, vol. 25, no. 4, pp. 358--365, July/August 2008. Google ScholarDigital Library
- H. Poor, An Introduction to Signal Detection and Estimation. New York, NY: Springer-Verlag, 1994. Google ScholarDigital Library
- R. Hegde and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. VLSI Syst., vol. 9, no. 6, pp. 813--823, Dec. 2001. Google ScholarDigital Library
- G. V. Varatkar and N. R. Shanbhag, "Error-resilient motion estimation architecture," IEEE Trans. VLSI Syst., vol. 16, no. 10, pp. 1399--1412, Oct. 2008. Google ScholarDigital Library
- R. Abdallah and N. Shanbhag, "Error-resilient low-power viterbi decoder architectures," IEEE Trans. Signal Process., vol. 57, no. 12, pp. 4906--4917, Dec. 2009. Google ScholarDigital Library
- G. V. Varatkar, S. Narayanan, N. R. Shanbhag, and D. Jones, "Sensor network-on-chip," in 2007 Intl. Symp. on System-on-Chip, Nov. 2007, pp. 1--4.Google Scholar
- J. Von Neumann, "Probabilistic logics and the synthesis of reliable organisms from unreliable components," Automata Studies, pp. 43--98, 1956.Google Scholar
- N. Pippenger, "Reliable computation by formulas in the presence of noise," IEEE Trans. Info. Th., vol. 34, no. 2, pp. 194--197, March 1988.Google ScholarDigital Library
- T. Feder, "Reliable computation by networks in the presence of noise," IEEE Transaction Information Theory, vol. 35, no. 3, pp. 569--572, May 1989.Google ScholarDigital Library
- W. Evans and L. Schulman, "Signal propagation, with application to a lower bound on the depth of noisy formulas," in Proc. of Annual Symp. on Foundations of Computer Science, 1993, pp. 594--603. Google ScholarDigital Library
- B. Hajek and T. Weller, "On the maximum tolerable noise for reliable computation by formulas," IEEE Transaction Information Theory, vol. 37, no. 2, pp. 388--391, March 1991.Google ScholarDigital Library
- J. Cortese and R. Goodman, "A statistical analysis of neural computation," in IEEE Int. Symp on Information Theory, July 1994, p. 215.Google Scholar
- K. Nepal, R. Bahar, J. Mundy, W. Patterson, and A. Zaslavsky, "Designing logic circuits for probabilistic computation in the presence of noise," in Design Automation Conf., June 2005, pp. 486--490. Google ScholarDigital Library
- W. Qian and M. Riedel, "The synthesis of robust polynomial arithmetic with stochastic logic," in Proc. of Design Automation Conf., Jun 2008, pp. 648--653. Google ScholarDigital Library
- N. Vaidya and D. Pradhan, "Fault-tolerant design strategies for high reliability and safety," IEEE Trans. Comput., vol. 42, no. 10, pp. 1195--1206, Oct. 1993. Google ScholarDigital Library
- Y. Tamir, M. Tremblay, and D. Rennels, "The implementation and application of micro rollback in fault-tolerant VLSI systems," in Proc. of IEEE FTC, 1988, pp. 234--239.Google Scholar
- S. J. Piestrak, "Design of fast self-testing checkers for a class of berger codes," IEEE Trans. Comput., vol. 36, no. 5, pp. 629--634, 1987. Google ScholarDigital Library
- D. Ernst et al., "Razor: A low-power pipeline based on circuit-level timing speculation," in Proc. 36th IEEE/ACM Intl. Symp. on Microarchitecture, Dec. 2003, pp. 7--18. Google ScholarDigital Library
- S. Winograd and J. D. Cowan, Reliable Computation in the Presence of Noise. Cambridge, MA: MIT Press, 1963.Google Scholar
- B. Shim, S. Sridhara, and N. R. Shanbhag, "Reliable low-power digital signal processing via reduced precision redundancy," IEEE Trans. VLSI Syst., vol. 12, no. 5, pp. 497--510, May 2004. Google ScholarDigital Library
- L. Wang and N. R. Shanbhag, "Low-power filtering via adaptive error-cancellation," IEEE Trans. VLSI Syst., vol. 51, no. 2, pp. 575--583, Feb. 2003. Google ScholarDigital Library
- R. Hegde and N. R. Shanbhag, "A voltage overscaled low-power digital filter IC," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 388--391, Feb. 2004.Google ScholarCross Ref
- P. Huber, Robust Statistics. New York, NY: Wiley, 1981.Google Scholar
- W.-H. Chen, C. Smith, and S. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., vol. 25, no. 9, pp. 1004--1009, Sep. 1977.Google ScholarCross Ref
- J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, 2nd ed. Upper Saddle River, NJ: Prentice Hall, 2002. Google ScholarDigital Library
- E. P. Kim, R. A. Abdallah, and N. R. Shanbhag, "Soft NMR: Exploiting statistics for energy-efficiency," in 2009 Intl. Symp. on System-on-Chip (SOC), Oct. 2009, pp. 52--55. Google ScholarDigital Library
- A. Kahng, S. Kang, R. Kumar, and J. Sartori, "Designing processors from the ground up to allow voltage/reliability tradeoffs," in Proc. 16th HPCA, Jan. 2010.Google Scholar
- L. Leem, H. Cho, J. Bau, Q. Jacobson, and S. Mitra, "Error-resilient system architecture for probabilistic applications," in IEEE/ACM DATE, Mar. 2010. Google ScholarDigital Library
- A. Kahng, S. Kang, R. Kumar, and J. Sartori, "Recovery-driven design: A methodology for power minimization for error tolerant processor modules," in 47th DAC, Anaheim, June 2010, Jun. 2010. Google ScholarDigital Library
Index Terms
- Stochastic computation
Recommendations
Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs
In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that ...
Channel hot-carrier degradation in pMOS and nMOS short channel transistors with high-k dielectric stack
A comparison between pMOS and nMOS short channel transistors with high-k dielectric subjected to channel hot-carrier (CHC) stress is presented. Smaller CHC degradation is observed in pMOS devices. At high temperature, the CHC degradation increases for ...
A novel fin field effect transistor by extra insulator layer for high performance nanoscale applications
The present study reveals the novel structure of nanoscale silicon-on-insulator fin field effect transistor (FinFET) in which an extra insulator layer (EIL) is injected into the silicon active layer. The key idea in this work is to control the hot ...
Comments