Tae-Sun Chung
Dong-Joo Park
ABSTRACT
Recently, flash memory is widely used as a non-volatile storage for embedded applications such as cellular phones, mp3 players, digital cameras, and so on. The software layer called FTL (flash translation layer) becomes more important since it is a key factor in the overall flash memory system performance. Many researchers have proposed FTL algorithms for small block flash memory in which the size of a physical page of flash memory is same to the size of a data sector of the file system. However, major flash vendors have now produced large block flash memory in which the size of a physical page is larger than the file system's data sector size. Since large block flash memory has new features, designing FTL algorithms optimized for large block flash memory is a challenging one. In this paper, we provide an efficient FTL named LSTAFF* for large block flash memory. LSTAFF* is designed to achieve better performance by using characteristics of large block flash memory and to provide safety by abiding by restrictions of large block flash memory. Our experimental results show that LSTAFF* is an optimized FTL algorithm for large block flash memory.
- Amir Ban, "Flash file system," 1995, United States Patent, no. 5,404,485.Google Scholar
- Tae-Sun Chung, Dong-Joo Park, Sang-Won Park, Dong-Ho Lee, Sang-Won Lee, and Ha-Joo Song, "A survey of Flash Translation Layer," Journal of Systems Architecture -Embedded Systems Design 55(5--6): 332--343, 2009. Google ScholarDigital Library
- Tae-Sun Chung, Dong-Joo Park, Yeonseung Ryu, and Sugwon Hong, "LSTAFF: System Software for Large Block Flash Memory," Third Asian Simulation Conference with Lecture Notes in Computer Science (LNCS 3398) Springer-Verlag, 2005. Google ScholarDigital Library
- Tae-Sun Chung and Hyung-Seok Park, "STAFF: A flash driver algorithm minimizing block erasures," Journal of Systems Architecture, vol. 53, no. 12, pp. 889--901, Dec. 2007. Google ScholarDigital Library
- Eran Gal and Sivan Toledo, "Algorithms and data structures for flash memories," ACM Computing Surveys, 37(2), 2005. Google ScholarDigital Library
- Atsuo Kawaguchi, Shingo Nishioka, and Hiroshi Motoda, "Flash Memory based File System," USENIX 1995 Winter Technical Conference, 1995. Google ScholarDigital Library
- Jesung Kim, Jong Min Kim, Sam H. Noh, Sang Lyul Min, and Yookun Cho, "A space-efficient flash translation layer for CompactFlash systems," IEEE Transactions on Consumer Electronics, 48(2), 2002. Google ScholarDigital Library
- Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, and Ha-Joo Song, "A log buffer based flash translation layer using fully associative sector translation," ACM Transaction on Embedded Computing System, vol. 6, no. 3, 2007. Google ScholarDigital Library
- M. Resenblum and J. Ousterhout, "The Design and Implementation of a Log-structured File System," ACM Transactions on Computer Systems, Vol. 10, No. 1, Feb. 1992. Google ScholarDigital Library
- M. Wu and W. Zwaenepoel, "eNVy: A Non-Volatile, Main Memory Storage System," International Conference on Architectural Support for Programming Languages and Operating Systems, 1994. Google ScholarDigital Library
- Samsung Electronics, "NAND flash memory & smart media data book," 2010.Google Scholar
- Symbian, http://www.symbian.com, 2010.Google Scholar
- Dawoon Jung, Jeoung-Uk Kang, HeeSeung Jo, and Jin-Soo Kim, "Superblock FTL: A Superblock-Based Flash Translation Layer with a Hybrid Address Translation Scheme, "ACM Transaction on Embedded Computing System, vol. 9, no. 4, 2010. Google ScholarDigital Library
- Chanik Park, Wonmoon Cheon, JeongUk Kang, KangHo Roh, and WonHee Cho, "A Reconfigurable FTL (Flash Translation Layer) Architecture for NAND Flash-Based Applications," ACM Transaction on Embedded Computing System, vol. 7, no. 4, 208. Google ScholarDigital Library
Recommendations
Storage architecture and software support for SLC/MLC combined flash memory
SAC '09: Proceedings of the 2009 ACM symposium on Applied ComputingWe propose a novel flash memory management software for SLC/MLC combined flash memories which are recently introduced to provide flexible and cost-efficient embedded storage systems. To provide a fast and large capacity of flash memory, the proposed ...
Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory
Owing to its desirable characteristics, flash memory has become attractive to different hardware vendors as a primary choice for data storage. However, because of a limited number of block-erase lifecycles, it has become mandatory to redesign the ...
ComboFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer
Multi-level cell (MLC) flash memory has lower bit cost compared to single-level cell (SLC) flash memory. However, there are several obstacles to the wide use of MLC flash memory, including slow write performance and shorter lifespan. To improve the ...
Comments