Randy Torrance
ABSTRACT
This presentation gives an overview of the place of reverse engineering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products.
The continuous drive of Moore's law to increase the integration level of silicon chips has presented major challenges to the reverse engineer, obsolescing simple teardowns, and demanding the adoption of new and more sophisticated technology to analyze chips. Hardware encryption embedded in chips adds a whole other level of difficulty to IC analysis, but does not necessarily keep the reverse engineer out.
This paper discusses the techniques used for system-level analysis, both hardware and software; process analysis, looking at the materials and processes used to create the chip; and circuit extraction, taking the chip down to the transistor level, and working back up through the interconnects to create schematics.
- H. Nii et al., "A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL", IEDM 2006 Technical Digest, pp. 685--688.Google Scholar
- S. Narasimha et al., "High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography", IEDM 2006 Technical Digest, pp. 689--692.Google Scholar
- A. Chatterjee et al., "A 65 nm CMOS Technology for Mobile and Digital Signal Processing Applications", IEDM 2004 Technical Digest, pp. 665--668.Google Scholar
- Cho, Kwang-Bo et al., "A 1/2.5 inch 8.-Mpixel CMOS Image Sensor for Digital Cameras", ISSCC Dig. Tech. Papers, pp. 508--509, February 2007.Google Scholar
- 2005 ITRS, Metrology sectionGoogle Scholar
- V. Vartanian et al.,"Metrology Challenges for 45nm Strained-Si Devices", 2005 International Conference on Characterization and Metrology for ULSI TechnologyGoogle Scholar
Index Terms
- The state-of-the-art in semiconductor reverse engineering
Recommendations
Integrated flow for reverse engineering of nanoscale technologies
ASPDAC '19: Proceedings of the 24th Asia and South Pacific Design Automation ConferenceIn view of potential risks of piracy and malicious manipulation of complex integrated circuits built in technologies of 45 nm and less, there is an increasing need for an effective and efficient process of reverse engineering. This paper provides an ...
Threshold Defined Camouflaged Gates in 65nm Technology for Reverse Engineering Protection
ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and DesignDue to the ever-increasing threat of Reverse Engineering (RE) of Intellectual Property (IP) for malicious gains, camouflaging of logic gates is becoming very important. In this paper, we present experimental demonstration of transistor threshold voltage-...
The State-of-the-Art in IC Reverse Engineering
CHES '09: Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded SystemsThis paper gives an overview of the place of reverse engineering (RE) in the semiconductor industry, and the techniques used to obtain information from semiconductor products.
The continuous drive of Moore's law to increase the integration level of ...
Comments