Luis Gabriel Murillo
ABSTRACT
Full-system simulators are essential to enable early software development and increase the MPSoC programming productivity, however, their speed is limited by the speed of processor models. Although hybrid processor simulators provide native execution speed and target architecture visibility, their use for modern multi-core OSs and parallel software is restricted due to dynamic temporal and state decoupling side effects. This work analyzes the decoupling effects caused by hybridization and presents a novel synchronization technique which enables full-system hybrid simulation for modern MPSoC software. Experimental results show speed-ups from 2x to 45x over instruction-accurate simulation while still attaining functional correctness.
- Open Virtual Platforms. http://www.ovpworld.org.Google Scholar
- Qemu. http://www.qemu.org.Google Scholar
- Synopsys Virtualizer. http://www.synopsys.com.Google Scholar
- SystemC. http://www.systemc.org.Google Scholar
- Tensilica processors. http://www.tensilica.com.Google Scholar
- Windriver Simics. http://www.windriver.com.Google Scholar
- L. Gao, K. Karuri, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Multiprocessor performance estimation using hybrid simulation. In Design Automation Conference (DAC), 2008. Google ScholarDigital Library
- L. Gao, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. A fast and generic hybrid simulation approach using C virtual machine. In CASES, 2007. Google ScholarDigital Library
- P. Gerin, M. M. Hamayun, and F. Pétrot. Native MPSoC co-simulation environment for software performance estimation. In CODES+ISSS, 2009. Google ScholarDigital Library
- S. Kraemer, L. Gao, J. Weinstock, R. Leupers, G. Ascheid, and H. Meyr. HySim: a fast simulation framework for embedded software development. In CODES+ISSS, 2007. Google ScholarDigital Library
- W. Lee, K. Patel, and M. Pedram. B2sim: a fast micro-architecture simulator based on basic block characterization. In CODES+ISSS, 2006. Google ScholarDigital Library
- A. Muttreja, A. Raghunathan, S. Ravi, and N. Jha. Hybrid simulation for energy estimation of embedded software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26, 2007. Google ScholarDigital Library
- A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In DAC, 2002. Google ScholarDigital Library
- P. Razaghi and A. Gerstlauer. Host-compiled multicore RTOS simulator for embedded real-time software development. In Design, Automation and Test in Europe Conference (DATE), 2011.Google Scholar
- G. Schirner, A. Gerstlauer, and R. Dömer. Fast and accurate processor models for efficient MPSoC design. ACM Trans. on Design Automation of Electronics Systems, 15, 2010. Google ScholarDigital Library
- J. Schnerr, O. Bringmann, A. Viehl, and W. Rosenstiel. High-performance timing simulation of embedded software. In Design Automation Conference (DAC), 2008. Google ScholarDigital Library
- N. Topham, B. Franke, D. Jones, and D. Powell. Adaptive high-speed processor simulation. In Processor and System-on-Chip Simulation. Springer-Verlag, 2010.Google ScholarCross Ref
- R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Statistical sampling of microarchitecture simulation. ACM Trans. Model. Comput. Simul., 2006. Google ScholarDigital Library
Index Terms
- Synchronization for hybrid MPSoC full-system simulation
Recommendations
Multiprocessor performance estimation using hybrid simulation
DAC '08: Proceedings of the 45th annual Design Automation ConferenceWith the growing number of programmable processing elements in today's Multi Processor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware architecture and the software running on them is also increasing. In MPSoC ...
Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization
As MPSoC has become an effective solution to ever-increasing design complexity of modern embedded systems, fast and accurate cosimulation of such systems is becoming a tough challenge. Cosimulation performance is in inverse proportion to the number of ...
Hybrid Communication Reconfigurable Network on Chip for MPSoC
AINA '10: Proceedings of the 2010 24th IEEE International Conference on Advanced Information Networking and ApplicationsShrinking transistor sizes and recent trends toward many-core chips have heightened the need for an efficient on-chip communication network to integrate various cores. However, buses and point-to-point interconnection will not result in scalability, ...
Comments