Chun-Hsian Huang
Abstract
In most existing works, reconfigurable hardware modules are still managed as conventional hardware devices. Further, the software reconfiguration overhead incurred by loading corresponding device drivers into the kernel of an operating system has been overlooked until now. As a result, the enhancement of system performance and the utilization of reconfigurable hardware modules are still quite limited. This work proposes a virtualizable hardware/software design infrastructure (VDI) for dynamically partially reconfigurable systems. Besides the gate-level hardware virtualization provided by the partial reconfiguration technology, VDI supports the device-level hardware virtualization. In VDI, a reconfigurable hardware module can be virtualized such that it can be accessed efficiently by multiple applications in an interleaving way. A Hot-Plugin Connector (HPC) replaces the conventional device driver, such that it not only assists the device-level hardware virtualization but can also be reused across different hardware modules. To facilitate hardware/software communication and to enhance system scalability, the proposed VDI is realized as a hierarchical design framework. User-designed reconfigurable hardware modules can be easily integrated into VDI, and are then executed as hardware tasks in an operating system for reconfigurable systems (OS4RS). A dynamically partially reconfigurable network security system was designed using VDI, which demonstrated a higher utilization of reconfigurable hardware modules and a reduction by up to 12.83% of the processing time required by using the conventional method in a dynamically partially reconfigurable system.
- Amd Inc. 2013. AMD-V. http://www.amd.com.Google Scholar
- Banerjee, S., Bozorgzadeh, E., and Dutt, N. 2005. Physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration. In Proceedings of the 42nd ACM/IEEE Design Automation Conference (DAC'05). 335--340. Google ScholarDigital Library
- Chen, E., Gusev, V., Sabaz, D., Shannon, L., and Gruver, W. A. 2011. Dynamic partial reconfigurable fpga framework for agent systems. In Proceedings of the International Conference on Industrial Applications of Holonic and Multi-Agent Systems. Google ScholarDigital Library
- Donato, A., Ferrandi, F., Santambrogio, M. D., and Sciuto, D. 2005. Operating system support for dynamically reconfigurable soc architecture. In Proceedings of the IEEE International SOC Conference. 233--238.Google Scholar
- El-Araby, E., Gonzalez, I., and El-Ghazawi, T. 2008. Virtualizing and sharing reconfigurable resources in high-performance reconfigurable computing systems. In Proceedings of the 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications (HPRCTA'08). 1--8.Google Scholar
- El-Araby, E., Gonzalez, I., and El-Ghazawi, T. 2009. Exploiting partial run-time reconfiguration for high performance reconfigurable computing. ACM Trans. Reconfig. Technol. Syst. 1, 4, 1--23. Google ScholarDigital Library
- Garcia, P. and Compton, K. 2008. Kernel sharing on reconfigurable multiprocessor systems. In Proceedings of the International Conference on ICECE Technology (FPT'08). 225--232.Google Scholar
- Gohringer, D., Werner, S., Hubner, M., and Becker, J. 2011. RAMPSoCVM: Runtime support and hardware virtualization for a runtime adaptive mpsoc. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'11). 181--184. Google ScholarDigital Library
- Hofmann, A., Waldschmidt, K., and Haase, J. 2010. SDVMR - Managing heterogeneity in space and time on multicore socs. In Proceedings of the NASA/ESA Conference on Adaptive HW and Systems (AHS'10). 142--148.Google Scholar
- Hsiung, P.-A., Huang, C.-H., Shen, J.-S., and Chiang, C.-C. 2010. Scheduling and placement of hardware/software real-time relocatable tasks in dynamically partially reconfigurable systems. ACM Trans. Reconfig. Technol. Syst. 4, 1. Google ScholarDigital Library
- Hsiung, P.-A., Lu, P.-H., and Liu, C.-W. 2007. Energy efficient hardware-software co-scheduling in dynamically reconfigurable systems. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES + ISSS'07). ACM Press, New York, 87--92. Google ScholarDigital Library
- Huang, C.-H. and Hsiung, P.-A. 2011. Model-based verification and estimation framework for dynamically partially reconfigurable systems. IEEE Trans. Indust. Informatics 7, 2, 287--301.Google ScholarCross Ref
- Huang, M., Andrews, D., and Agron, J. 2010. Operating system structures for multiprocessor systems on programmable chip. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10). 358--363. Google ScholarDigital Library
- Huang, M., Narayana, V. K., Bakhouya, M., Gaber, J., and El-Ghazawi, T. 2012. Reconfigurable hardware using architectural variants. IEEE Trans. Comput. 61, 5, 1354--1360. Google ScholarDigital Library
- Hymel, R., George, A., and Lam, H. 2007. Evaluating partial reconfiguration for embedded fpga applications. In Proceedings of the High-Performance Embedded Computing Workshop (HPEC'07). 18--20.Google Scholar
- Intel Inc. 2013. Intel VT. http://www.intel.com/technology/virtualization.Google Scholar
- Kirischian, L., Dumitriu, V., Chun, P. W., and Okouneva, G. 2010. Mechanism of resource virtualization in rcs for multitask stream applications. Int. J. Reconfig. Comput. 2010, 8. Google ScholarDigital Library
- Kivity, A., Kamay, Y., Laor, D., Lublin, U., and Liguori, A. 2007. KVM: The linux virtual machine nonitor. In Proceedings of the Ottawa Linux Symposium. 225--230.Google Scholar
- Koehler, S., Curreri, J., and George, A. D. 2008. Performance analysis challenges and framework for high-performance reconfigurable computing. Parallel Comput. 34, 4, 217--230. Google ScholarDigital Library
- Koh, S. and Diessel, O. 2007. Module graph merging and placement to reduce reconfiguration overheads in paged fpga devices. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). IEEE, 293--298.Google Scholar
- Lagger, A., Upegui, A., Sanchez, E., and Gonzalez, I. 2006. Self-reconfigurable pervasive platform for cryptographic application. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL'06). IEEE Computer Society, 777--780.Google Scholar
- Montone, A., Redaelli, F., Santambrogio, M. D., and Memik, S. O. 2008. A reconfiguration-aware floorplacer for fpgas. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig'08). IEEE Computer Society, 109--114. Google ScholarDigital Library
- Petalogix. 2013. PetaLinux. http://www.petalogix.com.Google Scholar
- Pratt, I., Fraser, K., Handa, S., Limpach, C., Wareld, A., Magenheimer, D., Nakajima, J., and Mallick, A. 2005. Xen 3.0 and the art of virtualization. In Proceedings of the Linux Symposium. Vol. 2. 65--78.Google Scholar
- Qemu. 2013. QEMU Open source processor emulator. http://wiki.qemu.org/Main Page.Google Scholar
- Sabeghi, M. and Bertels, K. 2009. Toward a runtime system for reconfigurable computers: A virtualization approach. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'09). 1576--1579. Google ScholarDigital Library
- Santambrogio, M., Rana, V., and Sciuto, D. 2008. Operating system support for online partial dynamic reconfiguration management. In Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL'08). IEEE Computer Society, 455--458.Google Scholar
- So, H. K.-H. and Brodersen, R. 2008. A unified hardware/software runtime environment for fpga based reconfigurable computers using borph. ACM Trans. Embedded Comput. Syst. 7, 2, 1--28. Google ScholarDigital Library
- Werner, S., Oey, O., Gohringer, D., Hubner, M., and Becker, J. 2012. Virtualized on-chip distributed computing for heterogeneous reconfigurable multi-core systems. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'12). 280--283. Google ScholarDigital Library
- Xilinx Inc. 2006. Early access partial reconfiguration user guide - ug208. http://forums.xilinx.com/t5/Archived-ISE-issues/Early-Access-EA-Partial-Reconfiguration/td-p/18750.Google Scholar
Index Terms
- Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems
Recommendations
Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
The dynamic partial reconfiguration technology enables an embedded system to adapt its hardware functionalities at run-time to changing environment conditions. However, reconfigurable hardware functions are still managed as conventional hardware devices,...
Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems
With the gradually fading distinction between hardware and software, it is now possible to relocate tasks from a microprocessor to reconfigurable logic and vice versa. However, existing hardware-software scheduling can rarely cope with such runtime task ...
UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems
The dynamic partial reconfiguration technology of FPGA has made it possible to adapt system functionalities at run-time to changing environment conditions. However, this new dimension of dynamic hardware reconfigurability has rendered existing CAD tools ...
Comments