ABSTRACT
The complexity of embedded systems presents key challenges for in-situ monitoring and analysis of complex hardware and software interactions. System-level observation methods have enabled nonintrusive runtime methods for monitoring this complex behavior across hardware and software boundaries and for deeply embedded components. Previous system-level observation methods utilized an efficient pipelined hardware architecture to ensure events are reported in-order based on the event occurrence. While providing high throughput for reporting events, this approach requires significant area resources. In this paper, we present an area-efficient event stream ordering technique that significantly reduces area requirements with tradeoff in event stream throughput.
- Abramovici, M., P. Bradley, K. Dwarakanath, G. Memmi, D. Miller. A Reconfigurable Design-for-Debug Infrastructure for SoCs. Design Automation Conference (DAC), pp. 7--12, 2006. Google ScholarDigital Library
- ARM, Corp. CoreSight Components Technical Reference Manual.Google Scholar
- ARM, Corp. Embedded Trace Macrocell Architecture Specification.Google Scholar
- Camera, K., H. So, R. Brodersen. An Integrated Debugging Environment for Reprogrammable Hardware Systems. International Symposium on Automated Analysis-Driven Debugging, pp. 111--116, 2005. Google ScholarDigital Library
- Ko, H. F., N. Nicolici. Resource-Efficient Programmable Trigger Units for Post-Silicon Validation. IEEE European Test Symposium (ETS), pp. 17--22, 2009. Google ScholarDigital Library
- Leatherman, R., N. Stollen. An Embedded Debugging Architecture for SOCs. IEEE Potentials, Volume 24, Issue 1, pp. 12--16, 2005.Google ScholarCross Ref
- Lee, J. C., R. Lysecky. System Observation of Blocking, Non-Blocking. and Cascading Events for Runtime Monitoring of Real-Time Systems. IEEE International Conference on Engineering of Computer-Based Systems (ECBS), pp. 49--58, 2013. Google ScholarDigital Library
- Liu, X., Q. Xu. Interconnection Fabric Design for Tracing Signals in Post-Silicon Validation. Design Automation Conference (DAC), pp. 352--357, 2007. Google ScholarDigital Library
- Peterson, K., Y. Savaria. Assertion-based On-line Verification and Debug Environment for Complex Hardware Systems. International Symposium on Circuits and Systems (ISCAS), pp. 685--688, 2004.Google Scholar
- Sidwell, N., V. Prus, P. Alves, S. Loosemore, J. Blandy. Non-stop multi-Threaded Debugging in GDB. Proceedings of the GCC Developers' Summit, pp. 117--128, 2008.Google Scholar
- SNU Real-Time Benchmark Suite. http://www.cprover.org/gotocc/examples/snu.htmlGoogle Scholar
- Yang, S., H Shim, W. Yang, C.-M. Kyung. A new RTL Debugging Methodology in FPGA-based Verification Platform. IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 180--183, 2004.Google Scholar
Index Terms
- Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems
Recommendations
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs
Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's ...
A Speed Area Optimized Embedded Co-processor for McEliece Cryptosystem
ASAP '12: Proceedings of the 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and ProcessorsThis paper describes the systematic design methods of an embedded co-processor for a post quantum secure McEliece cryptosystem. A hardware/software co-design has been targeted for the realization of McEliece in practice on low-cost embedded platforms. ...
Efficient algorithms for 2D area management and online task placement on runtime reconfigurable FPGAs
Partial Runtime Reconfigurable (PRTR) FPGAs allow HW tasks to be placed and removed dynamically at runtime. We make two contributions in this paper. First, we present an efficient algorithm for finding the complete set of Maximal Empty Rectangles on a ...
Comments