Hrishikesh Jayakumar
Arnab Raha
Abstract
Transiently Powered Computers (TPCs) are a new class of batteryless embedded systems that depend solely on energy harvested from external sources for performing computations. Enabling long-running computations on TPCs is a major challenge due to the highly intermittent nature of the power supply (often bursts of < 100ms), resulting in frequent system reboots. Prior work seeks to address this issue by frequently checkpointing system state in flash memory, preserving it across power cycles. However, this involves a substantial overhead due to the high erase/write times of flash memory. This article proposes the use of Ferroelectric RAM (FRAM), an emerging nonvolatile memory technology that combines the benefits of SRAM and flash, to seamlessly enable long-running computations in TPCs. We propose a lightweight, in-situ checkpointing technique for TPCs using FRAM that consumes only 30nJ while decreasing the time taken for saving and restoring a checkpoint to only 21.06μs, which is over two orders of magnitude lower than the corresponding overhead using flash. We have implemented and evaluated our technique, QuickRecall, using the TI MSP430FR5739 FRAM-enabled microcontroller. Experimental results show that our highly-efficient checkpointing translate to significant speedup (1.25x - 8.4x) in program execution time and reduction (∼3x) in application-level energy consumption.
- Seungjae Baek, Jongmoo Choi, Donghee Lee, and Sam H. Noh. 2013. Energy-efficient and high-performance software architecture for storage class memory. ACM Trans. Embed. Comput. Syst. 12, 3, Article 81. DOI:http://dx.doi.org/10.1145/2442116.2442131 Google Scholar
Digital Library
- S. C. Bartling, S. Khanna, M. P. Clinton, S. R. Summerfelt, J. A. Rodriguez, and H. P. McAdams. 2013. An 8MHz 75μA/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions. In Proceedings of the IEEE International Solid-State Circuits Conference. 432--433. DOI:http://dx.doi.org/10.1109/ISSCC.2013.6487802Google Scholar
- A. Baumann, M. Jung, K. Huber, M. Arnold, C. Sichert, S. Schauer, and R. Brederlow. 2013. A MCU platform with embedded FRAM achieving 350nA current consumption in real-time clock mode with full state retention and 6.5 μs system wakeup time. In Proceedings of the Symposium on VLSI Circuits. C202--C203.Google Scholar
- S. S. Eaton, D. B. Butler, M. Parris, D. Wilson, and H. McNeillie. 1988. A Ferroelectric Nonvolatile Memory. In Proceedings of the IEEE International Solid-State Circuits Conference. 130--. DOI:http://dx.doi.org/10.1109/ISSCC.1988.663665Google Scholar
- G. R. Fox, F. Chu, and T. Davenport. 2001. Current and future ferroelectric nonvolatile memory technology. J. Vac. Sci. Technol. B 19, 5, 1967--1971. DOI:http://dx.doi.org/10.1116/1.1406149Google ScholarCross Ref
- Keithley-6430-Meter. 2013. Sub femtoamp remote sourceMeter SMU instrument. www.keithley.com/data?asset=386.Google Scholar
- S. Khanna, S. C. Bartling, M. Clinton, S. Summerfelt, J. A. Rodriguez, and H. P. McAdams. 2013. An FRAM-based nonvolatile logic MCU SoC exhibiting 100% digital state retention at V DD= 0 V achieving zero leakage with <400-ns wakeup time for ULP applications. IEEE J. Solid-State Circuits 99, 1--12. DOI:http://dx.doi.org/10.1109/JSSC.2013.2284367Google Scholar
- Love Kothari and Nicholas P. Carter. 2007. Architecture of a self-checkpointing microprocessor that incorporates nanomagnetic devices. IEEE Trans. Comput. 56, 2, 161--173. DOI: http://dx.doi.org/10.1109/TC.2007.21 Google ScholarDigital Library
- A. Mirhoseini, E. M. Songhori, and F. Koushanfar. 2013. Idetic: A high-level synthesis approach for enabling long computations on transiently-powered ASICs. In Proceedings of the IEEE International Conference on Pervasive Computing and Communications. 216--224. DOI: http://dx.doi.org/10.1109/PerCom.2013.6526735Google Scholar
- James S. Plank. 1997. An overview of checkpointing in uniprocessor and distributed systems, focusing on implementation and performance. Tech. Rep. Knoxville, TN. Google Scholar
- James S. Plank, Micah Beck, Gerry Kingsley, and Kai Li. 1995. Libckpt: Transparent checkpointing under UNIX. In Proceedings of the USENIX Technical Conference (TCON'95). USENIX Association, Berkeley, CA, 18. http://dl.acm.org/citation.cfm?id=1267411.1267429 Google ScholarDigital Library
- Benjamin Ransford, Shane Clark, Mastooreh Salajegheh, and Kevin Fu. 2008. Getting things done on computational RFIDs with energy-aware checkpointing and voltage-aware scheduling. In Proceedings of the Conference on Power Aware Computing and Systems (HotPower'08). USENIX Association, Berkeley, CA, 5. http://dl.acm.org/citation.cfm?id=1855610.1855615 Google ScholarDigital Library
- Benjamin Ransford, Jacob Sorber, and Kevin Fu. 2011. Mementos: system support for long-running computation on RFID-scale devices. SIGPLAN Not. 46, 3, 159--170. DOI: http://dx.doi.org/10.1145/1961296.1950386 Google ScholarDigital Library
- J. Rodriguez, J. Rodriguez-Latorre, C. Zhou, et al. 2013. 180nm FRAM reliability demonstration with ten years data retention at 125°C. In Proceedings of the IEEE International Reliability Physics Symposium. MY.11.1--MY.11.5. DOI: http://dx.doi.org/10.1109/IRPS.2013.6532102Google ScholarCross Ref
- Volker Rzehak. 2011. Low-power FRAM microcontrollers and their applications. http://www.ti.com/lit/wp/slaa502/slaa502.pdfGoogle Scholar
- N. Sakimura, Y. Tsuji, R. Nebashi, et al. 2014. 10.5 A 90nm 20MHz fully nonvolatile microcontroller for standby-power-critical applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 184--185. DOI: http://dx.doi.org/10.1109/ISSCC.2014.6757392Google ScholarCross Ref
- V. Saripalli, Guangyu Sun, A Mishra, Yuan Xie, S. Datta, and V. Narayanan. 2011. Exploiting heterogeneity for energy efficiency in chip multiprocessors. IEEE J. Emerging Sel. Top. Circuits Syst. 1, 2, 109--119. DOI: http://dx.doi.org/10.1109/JETCAS.2011.2158343Google ScholarCross Ref
- A. Sheikholeslami and P. G. Gulak. 2000. A survey of circuit innovations in ferroelectric random-access memories. Proc. IEEE 88, 5, 667--689. DOI: http://dx.doi.org/10.1109/5.849164Google ScholarCross Ref
- D. Takashima. 2011. Overview of FeRAMs: Trends and perspectives. In Proceedings of the 11th Annual Non-Volatile Memory Technology Symposium. 1--6. DOI: http://dx.doi.org/10.1109/NVMTS.2011.6137107Google ScholarCross Ref
- Texas Instruments. 2013a. MSP430F543xA datasheet. (August 2013). http://www.ti.com/lit/ds/symlink/msp430f5438a.pdf.Google Scholar
- Texas Instruments. 2013b. MSP430FR573x datasheet. (April 2013). http://www.ti.com/lit/ds/symlink/msp430fr5739.pdf.Google Scholar
- K. R. Udayakumar, T. San, J. Rodriguez, et al. 2013. Low-power ferroelectric random access memory embedded in 180nm analog friendly CMOS technology. In Proceedings of the 5th IEEE International Memory Workshop. 128--131. DOI: http://dx.doi.org/10.1109/IMW.2013.6582115Google ScholarCross Ref
- Rangharajan Venkatesan, Vivek Kozhikkottu, Charles Augustine, Arijit Raychowdhury, Kaushik Roy, and Anand Raghunathan. 2012. TapeCache: A high density, energy efficient cache based on domain wall memory. In Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED'12). ACM, New York, 185--190. DOI: http://dx.doi.org/10.1145/2333660.2333707 Google ScholarDigital Library
- Yiqun Wang, Yongpan Liu, Shuangchen Li, Daming Zhang, Bo Zhao, Mei-Fang Chiang, Yanxin Yan, Baiko Sai, and Huazhong Yang. 2012. A 3μs wake-up time nonvolatile processor based on ferroelectric flip-flops. In Proceedings of the European Solid-State Circuits Conference. 149--152. DOI: http://dx.doi.org/10.1109/ESSCIRC.2012.6341281Google ScholarCross Ref
- Yong Yang, Lili Wang, Dong Kun Noh, Hieu Khac Le, and Tarek F. Abdelzaher. 2009. SolarStore: enhancing data reliability in solar-powered storage-centric sensor networks. In Proceedings of the 7th International Conference on Mobile Systems, Applications, and Services (MobiSys'09). ACM, New York, 333--346. DOI: http://dx.doi.org/10.1145/1555816.1555850 Google ScholarDigital Library
- Wingkei Yu, S. Rajwade, Sung-En Wang, B. Lian, G. E. Suh, and E. Kan. 2011. A nonvolatile microcontroller with integrated floating-gate transistors. In Proceedings of the IEEE/IFIP 41st International Conference on Dependable Systems and Networks Workshops. 75--80. DOI: http://dx.doi.org/10.1109/DSNW.2011.5958839 Google ScholarDigital Library
- M. Zwerg, A. Baumann, R. Kuhn, M. Arnold, R. Nerlich, M. Herzog, R. Ledwa, C. Sichert, V. Rzehak, P. Thanigai, and B. O. Eversmann. 2011. An 82 μA/MHz microcontroller with embedded FeRAM for energy harvesting applications. In Proceedings of the IEEE International Solid-State Circuits Conference. 334--336. DOI: http://dx.doi.org/10.1109/ISSCC.2011.5746342Google Scholar
Index Terms
- QuickRecall: A HW/SW Approach for Computing across Power Cycles in Transiently Powered Computers
Recommendations
Energy-Aware Memory Mapping for Hybrid FRAM-SRAM MCUs in Intermittently-Powered IoT Devices
Special Issue on Embedded Computing for IoT, Special Issue on Big Data and Regular PapersForecasts project that by 2020, there will be around 50 billion devices connected to the Internet of Things (IoT), most of which will operate untethered and unplugged. While environmental energy harvesting is a promising solution to power these IoT edge ...
QUICKRECALL: A Low Overhead HW/SW Approach for Enabling Computations across Power Cycles in Transiently Powered Computers
VLSID '14: Proceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded SystemsTransiently Powered Computers (TPCs) are a new class of battery less embedded systems that depend solely on energy harvested from external sources for performing computations. Enabling long-running computations on TPCs is a major challenge due to the ...
Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation
Nonvolatile memories such as Flash memory, phase change memory (PCM), and magnetic random access memory (MRAM) have many desirable characteristics for embedded systems to employ them as main memory. However, there are two common challenges we need to ...
Comments