skip to main content
10.1145/2786572.2786588acmconferencesArticle/Chapter ViewAbstractPublication PagesnocsConference Proceedingsconference-collections
extended-abstract

Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics

Authors Info & Claims
Published:28 September 2015Publication History

ABSTRACT

On-chip electrical links exhibit large energy-to-bandwidth costs, whereas on-chip nanophotonics, which attain high throughput, yet energy-efficient communication, have emerged as an alternative interconnect in multicore chips. Here we consider silicon nanophotonic components that are embedded completely within the silica (SiO2) substrate as opposed to existing die on-surface silicon nanophotonics. As nanophotonic components now reside subsurface, within the silica substrate, non-obstructive interconnect geometries offering higher network throughput can be implemented. First, we show using detailed simulations based on commercial tools that such Silicon-in-Silica (SiS) structures are feasible, and then demonstrate our proof of concept by utilizing a SiS-based mesh-interconnected topology with augmented diagonal optical channels that provides both higher effective throughput and throughput-to-power ratio versus prior-art.

References

  1. C. Li et al. LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 33, No. 6, pp. 826--838, June 2014.Google ScholarGoogle ScholarCross RefCross Ref
  2. D. Vantrease et al. Corona: System Implications of Emerging Nanophotonic Technology. Proc. 35th ACM/IEEE International Symposium on Computer Architecture, pp. 153--164, June 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. RSoft Optical Software Solutions, Synopsys Inc. Available {online} http://optics.synopsys.com/rsoft/, 2014.Google ScholarGoogle Scholar
  4. T. P. White et al. Silica-Embedded Silicon Photonic Crystal Waveguides. Optics Express, Vol. 16, No. 21, pp. 17076--17081, Oct. 2008.Google ScholarGoogle Scholar
  5. A. B. Kahng et al. ORION 2.0: A Power-Area Simulator For Interconnection Networks. IEEE Transactions on Very Large Scale Integration Systems, Vol. 20, No. 1, pp. 191--196, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Designing High-Performance, Power-Efficient NoCs With Embedded Silicon-in-Silica Nanophotonics

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      NOCS '15: Proceedings of the 9th International Symposium on Networks-on-Chip
      September 2015
      233 pages
      ISBN:9781450333962
      DOI:10.1145/2786572

      Copyright © 2015 Owner/Author

      Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 28 September 2015

      Check for updates

      Qualifiers

      • extended-abstract
      • Research
      • Refereed limited

      Acceptance Rates

      Overall Acceptance Rate14of44submissions,32%

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader